Files

copied
Last update 5 years 1 month
FilesPCBEDU-XILINXProyectoKicad
..
Bank14.bak
Bank14.sch
Bank15.bak
Bank15.sch
Bank35.bak
Bank35.sch
EduCiaaX-cache.lib
EduCiaaX.bak
EduCiaaX.csv
EduCiaaX.erc
EduCiaaX.net
EduCiaaX.pro
EduCiaaX.sch
EduCiaaX.xls
EduCiaaX.xlsx
EduCiaaX.xml
EduCiaaXSchLibrary.bak
EduCiaaXSchLibrary.bck
EduCiaaXSchLibrary.dcm
EduCiaaXSchLibrary.lib
FPGAConfig.bak
FPGAConfig.sch
FPGAPower.bak
FPGAPower.sch
Power.bak
Power.sch
Usb.bak
Usb.sch
XilinxArtix7.bak
XilinxArtix7.bck
XilinxArtix7.dcm
XilinxArtix7.lib
ft2232h.dcm
ft2232h.lib
r_small.bak
r_small.bck
r_small.dcm
r_small.lib
ft2232h.lib
EESchema-LIBRARY Version 2.3 #encoding utf-8 # # FT2232H # DEF FT2232H U 0 40 Y Y 1 F N F0 "U" 0 50 60 H V C CNN F1 "FT2232H" 0 -50 60 H V C CNN F2 "" 0 0 60 H V C CNN F3 "" 0 0 60 H V C CNN DRAW S -1000 -1850 1000 1850 0 1 0 N X GND 1 -300 -2150 300 U 50 50 1 1 W X OSCI 2 -1300 -1300 300 R 50 50 1 1 I X OSCO 3 -1300 -1600 300 R 50 50 1 1 O X VPHY 4 -500 2150 300 D 50 50 1 1 I X GND 5 -200 -2150 300 U 50 50 1 1 W X REF 6 -1300 -150 300 R 50 50 1 1 I X DM 7 -1300 200 300 R 50 50 1 1 B X DP 8 -1300 100 300 R 50 50 1 1 B X VPLL 9 -400 2150 300 D 50 50 1 1 I X AGND 10 -450 -2150 300 U 50 50 1 1 W X VCCIO 20 100 2150 300 D 50 50 1 1 W X ACBUS4 30 1300 500 300 L 50 50 1 1 B X BDBUS2 40 1300 -150 300 L 50 50 1 1 O X VREGIN 50 -1300 1750 300 R 50 50 1 1 W X ~PWREN 60 1300 -1650 300 L 50 50 1 1 O X GND 11 -100 -2150 300 U 50 50 1 1 W X ADBUS4 21 1300 1350 300 L 50 50 1 1 B X VCCIO 31 200 2150 300 D 50 50 1 1 W X BDBUS3 41 1300 -250 300 L 50 50 1 1 O X GND 51 400 -2150 300 U 50 50 1 1 W X EEDATA 61 -1300 -1100 300 R 50 50 1 1 B X VCORE 12 -250 2150 300 D 50 50 1 1 W X ADBUS5 22 1300 1250 300 L 50 50 1 1 B X ACBUS5 32 1300 400 300 L 50 50 1 1 B X VCCIO 42 300 2150 300 D 50 50 1 1 W X BCBUS1 52 1300 -900 300 L 50 50 1 1 O X EECLK 62 -1300 -1000 300 R 50 50 1 1 O X TEST 13 -1300 -1750 300 R 50 50 1 1 I X ADBUS6 23 1300 1150 300 L 50 50 1 1 B X ACBUS6 33 1300 300 300 L 50 50 1 1 B X BDBUS4 43 1300 -350 300 L 50 50 1 1 O X BCBUS2 53 1300 -1000 300 L 50 50 1 1 O X EECS 63 -1300 -900 300 R 50 50 1 1 B X ~RESET 14 -1300 -300 300 R 50 50 1 1 I X ADBUS7 24 1300 1050 300 L 50 50 1 1 B X ACBUS7 34 1300 200 300 L 50 50 1 1 B X BDBUS5 44 1300 -450 300 L 50 50 1 1 O X BCBUS3 54 1300 -1100 300 L 50 50 1 1 O X VCORE 64 -50 2150 300 D 50 50 1 1 W X GND 15 0 -2150 300 U 50 50 1 1 W X GND 25 100 -2150 300 U 50 50 1 1 W X GND 35 200 -2150 300 U 50 50 1 1 W X BDBUS6 45 1300 -550 300 L 50 50 1 1 O X BCBUS4 55 1300 -1200 300 L 50 50 1 1 O X ADBUS0 16 1300 1750 300 L 50 50 1 1 B X ACBUS0 26 1300 900 300 L 50 50 1 1 B X ~SUSPEND 36 1300 -1750 300 L 50 50 1 1 O X BDBUS7 46 1300 -650 300 L 50 50 1 1 O X VCCIO 56 400 2150 300 D 50 50 1 1 W X ADBUS1 17 1300 1650 300 L 50 50 1 1 B X ACBUS1 27 1300 800 300 L 50 50 1 1 B X VCORE 37 -150 2150 300 D 50 50 1 1 W X GND 47 300 -2150 300 U 50 50 1 1 W X BCBUS5 57 1300 -1300 300 L 50 50 1 1 O X ADBUS2 18 1300 1550 300 L 50 50 1 1 B X ACBUS2 28 1300 700 300 L 50 50 1 1 B X BDBUS0 38 1300 50 300 L 50 50 1 1 O X BCBUS0 48 1300 -800 300 L 50 50 1 1 O X BCBUS6 58 1300 -1400 300 L 50 50 1 1 O X ADBUS3 19 1300 1450 300 L 50 50 1 1 B X ACBUS3 29 1300 600 300 L 50 50 1 1 B X BDBUS1 39 1300 -50 300 L 50 50 1 1 O X VREGOUT 49 -1300 1600 300 R 50 50 1 1 w X BCBUS7 59 1300 -1500 300 L 50 50 1 1 O ENDDRAW ENDDEF # #End Library
Report a bug