test - Files | CADLAB.io

Files

Git URL

copied

Download Files

Last update 5 years 1 month

Search:

FilesPCBEDU-XILINXProyectoKicad
..
Bank14.bak
Bank14.sch	view raw
Bank15.bak
Bank15.sch	view raw
Bank35.bak
Bank35.sch	view raw
EduCiaaX-cache.lib
EduCiaaX.bak
EduCiaaX.csv
EduCiaaX.erc
EduCiaaX.net
EduCiaaX.pro
EduCiaaX.sch	view raw
EduCiaaX.xls
EduCiaaX.xlsx
EduCiaaX.xml
EduCiaaXSchLibrary.bak
EduCiaaXSchLibrary.bck
EduCiaaXSchLibrary.dcm
EduCiaaXSchLibrary.lib
FPGAConfig.bak
FPGAConfig.sch	view raw
FPGAPower.bak
FPGAPower.sch	view raw
Power.bak
Power.sch	view raw
Usb.bak
Usb.sch	view raw
XilinxArtix7.bak
XilinxArtix7.bck
XilinxArtix7.dcm
XilinxArtix7.lib
ft2232h.dcm
ft2232h.lib
r_small.bak
r_small.bck
r_small.dcm
r_small.lib

EduCiaaX.ercERC report (25/09/2015 04:34:40 p.m.)

***** Hoja /

***** Hoja /Power/
ErrType(2): Pin not connected (and no connect symbol found on this pin)
    @ (3.500 in,1.350 in): Pin 1 (passive) of component JP2 is unconnected.

***** Hoja /FPGAPower/

***** Hoja /FPGAConfig/
ErrType(2): Pin not connected (and no connect symbol found on this pin)
    @ (8.500 in,3.350 in): Pin 2 (BiDi) of component U6 is unconnected.
ErrType(2): Pin not connected (and no connect symbol found on this pin)
    @ (8.500 in,3.550 in): Pin 3 (BiDi) of component U6 is unconnected.
ErrType(2): Pin not connected (and no connect symbol found on this pin)
    @ (9.750 in,3.750 in): Pin 4 (passive) of component U6 is unconnected.
ErrType(2): Pin not connected (and no connect symbol found on this pin)
    @ (8.500 in,3.150 in): Pin 5 (BiDi) of component U6 is unconnected.
ErrType(2): Pin not connected (and no connect symbol found on this pin)
    @ (8.500 in,3.750 in): Pin 7 (BiDi) of component U6 is unconnected.

 >> Errores ERC: 0

schneider / test - Files

Files

PCB / ACC / CIAA_ACC / BANK_0.sch

PCB / ACC / CIAA_ACC / BANK_112.sch

PCB / ACC / CIAA_ACC / BANK_500.sch

PCB / ACC / CIAA_ACC / BANK_501.sch

PCB / ACC / CIAA_ACC / BANK_502.sch

PCB / ACC / CIAA_ACC / BANKS_HP.sch

PCB / ACC / CIAA_ACC / BANKS_HR.sch

PCB / ACC / CIAA_ACC / ciaa_acc.kicad_pcb

PCB / ACC / CIAA_ACC / ciaa_acc.sch

PCB / ACC / CIAA_ACC / Digital_IO.sch

PCB / ACC / CIAA_ACC / Expansion.sch

PCB / ACC / CIAA_ACC / FMC-Power.sch

PCB / ACC / CIAA_ACC / FPGA-Power.sch

PCB / ACC / CIAA_ACC / OneBank.sch

PCB / ACC / CIAA_ACC / PMIC.sch

PCB / ACC / CIAA_ACC / Principal.sch

PCB / ACC / CIAA_ACC / RTC-HDMI.sch

PCB / EDU-FSL / EDU_CIAA_K60 / cpu.sch

PCB / EDU-FSL / EDU_CIAA_K60 / EDU_CIAA_K60.kicad_pcb

PCB / EDU-FSL / EDU_CIAA_K60 / EDU_CIAA_K60.sch

PCB / EDU-FSL / EDU_CIAA_K60 / fuente.sch

PCB / EDU-FSL / EDU_CIAA_K60 / gpio.sch

PCB / EDU-FSL / EDU_CIAA_K60 / JTAG.sch

PCB / EDU-FSL / EDU_CIAA_K60 / on_board_io.sch

PCB / EDU-FSL / EDU_CIAA_K60 / rsS485.sch

PCB / EDU-FSL / EDU_CIAA_K60 / usb_otg.sch

PCB / EDU-INTEL / cpu.sch

PCB / EDU-INTEL / edk.kicad_pcb

PCB / EDU-INTEL / edk.sch

PCB / EDU-INTEL / power.sch

PCB / EDU-INTEL / sd_card.sch

PCB / EDU-INTEL / usb.sch

PCB / EDU-NXP / cpu.sch

PCB / EDU-NXP / edu-ciaa-nxp.kicad_pcb

PCB / EDU-NXP / edu-ciaa-nxp.sch

PCB / EDU-NXP / fuente.sch

PCB / EDU-NXP / gpio.sch

PCB / EDU-NXP / ON_BOARD_IO.sch

PCB / EDU-NXP / rsS485_can.sch

PCB / EDU-NXP / usb.sch

PCB / EDU-XILINX / ProyectoKicad / Bank14.sch

PCB / EDU-XILINX / ProyectoKicad / Bank15.sch

PCB / EDU-XILINX / ProyectoKicad / Bank35.sch

PCB / EDU-XILINX / ProyectoKicad / EduCiaaX.sch

PCB / EDU-XILINX / ProyectoKicad / FPGAConfig.sch

PCB / EDU-XILINX / ProyectoKicad / FPGAPower.sch

PCB / EDU-XILINX / ProyectoKicad / Power.sch

PCB / EDU-XILINX / ProyectoKicad / Usb.sch

PCB / FSL-MINI / CIAA_FSL_MINI.kicad_pcb

PCB / FSL-MINI / CIAA_FSL_MINI.sch

PCB / FSL-MINI / cpu.sch

PCB / FSL-MINI / ethernet.sch

PCB / FSL-MINI / fuente.sch

PCB / FSL-MINI / IO.sch

PCB / FSL-MINI / memories.sch

PCB / FSL-MINI / usb_otg.sch

PCB / FSL / CIAA_K60 / analog.sch

PCB / FSL / CIAA_K60 / analog_out.sch

PCB / FSL / CIAA_K60 / CIAA_K60.kicad_pcb

PCB / FSL / CIAA_K60 / CIAA_K60.sch

PCB / FSL / CIAA_K60 / cpu.sch

PCB / FSL / CIAA_K60 / din.sch

PCB / FSL / CIAA_K60 / dout.sch

PCB / FSL / CIAA_K60 / ethernet.sch

PCB / FSL / CIAA_K60 / fuente.sch

PCB / FSL / CIAA_K60 / gpio.sch

PCB / FSL / CIAA_K60 / JTAG.sch

PCB / FSL / CIAA_K60 / memories.sch

PCB / FSL / CIAA_K60 / rsS485_rs232_can.sch

PCB / FSL / CIAA_K60 / usb_otg.sch

PCB / NXP / .kicad_pcb.kicad_pcb

PCB / NXP / analog.sch

PCB / NXP / analog_out.sch

PCB / NXP / ciaa-nxp.kicad_pcb

PCB / NXP / ciaa-nxp.sch

PCB / NXP / cpu.sch

PCB / NXP / din.sch

PCB / NXP / dout.sch