Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
schneider
/ test - Circuit
Create Account
or
Sign In
View history
1
Branches
Branch
master
Files
Discussions
Branches
Merge Requests
Close Menu
Help
Scroll
PCB/EDU-FSL/EDU_CIAA_K60/gpio.sch
Back to Files
Revision
962aa4e6
Sheets
BANK_0.sch
BANK_112.sch
BANK_500.sch
BANK_501.sch
BANK_502.sch
BANKS_HP.sch
BANKS_HR.sch
ciaa_acc.sch
Digital_IO.sch
FPGA-Power.sch
PMIC.sch
Principal.sch
RTC-HDMI.sch
cpu.sch
EDU_CIAA_K60.sch
gpio.sch
JTAG.sch
on_board_io.sch
rsS485.sch
usb_otg.sch
cpu.sch
edk.sch
power.sch
sd_card.sch
cpu.sch
fuente.sch
ON_BOARD_IO.sch
usb.sch
Bank14.sch
Bank15.sch
EduCiaaX.sch
Usb.sch
ethernet.sch
fuente.sch
IO.sch
memories.sch
analog.sch
analog_out.sch
CIAA_K60.sch
din.sch
ethernet.sch
fuente.sch
usb_otg.sch
analog.sch
cpu.sch
din.sch
dout.sch
ethernet.sch
gpio.sch
mem.sch
usb_otg.sch
ciaa-pic.sch
cpu.sch
din.sch
dout.sch
gpio.sch
mem.sch
usb_otg.sch
debugger.sch
analog_out.sch
dout.sch
fuente.sch
mem.sch
rsS485_rs232_can.sch
usb_otg.sch
BUS_ISA.sch
CAN.sch
ETHERNET.sch
MEM_FLASH_SPI.sch
RM48L952.sch
USB HOST - MEM SD.sch
USB.sch
ciaa-z3r0.sch
Couldn't render CONN_20X2 P1, CONN_20X2 P2 components as they were not found in any of your library files. Try resaving your schematic.
Anonymous
Write a message
Add Comment
Cancel
Failed loading SVG, please refresh the page.
Annotations
Annotate
Show resolved
There are no annotations yet
Report a bug
