Files
-
PCB / ACC / CIAA_ACC / BANK_0.sch
-
PCB / ACC / CIAA_ACC / BANK_112.sch
-
PCB / ACC / CIAA_ACC / BANK_500.sch
-
PCB / ACC / CIAA_ACC / BANK_501.sch
-
PCB / ACC / CIAA_ACC / BANK_502.sch
-
PCB / ACC / CIAA_ACC / BANKS_HP.sch
-
PCB / ACC / CIAA_ACC / BANKS_HR.sch
-
PCB / ACC / CIAA_ACC / ciaa_acc.kicad_pcb
-
PCB / ACC / CIAA_ACC / ciaa_acc.sch
-
PCB / ACC / CIAA_ACC / Digital_IO.sch
-
PCB / ACC / CIAA_ACC / Expansion.sch
-
PCB / ACC / CIAA_ACC / FMC-Power.sch
-
PCB / ACC / CIAA_ACC / FPGA-Power.sch
-
PCB / ACC / CIAA_ACC / OneBank.sch
-
PCB / ACC / CIAA_ACC / PMIC.sch
-
PCB / ACC / CIAA_ACC / Principal.sch
-
PCB / ACC / CIAA_ACC / RTC-HDMI.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / cpu.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / EDU_CIAA_K60.kicad_pcb
-
PCB / EDU-FSL / EDU_CIAA_K60 / EDU_CIAA_K60.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / fuente.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / gpio.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / JTAG.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / on_board_io.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / rsS485.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / usb_otg.sch
-
PCB / EDU-INTEL / cpu.sch
-
PCB / EDU-INTEL / edk.kicad_pcb
-
PCB / EDU-INTEL / edk.sch
-
PCB / EDU-INTEL / power.sch
-
PCB / EDU-INTEL / sd_card.sch
-
PCB / EDU-INTEL / usb.sch
-
PCB / EDU-NXP / cpu.sch
-
PCB / EDU-NXP / edu-ciaa-nxp.kicad_pcb
-
PCB / EDU-NXP / edu-ciaa-nxp.sch
-
PCB / EDU-NXP / fuente.sch
-
PCB / EDU-NXP / gpio.sch
-
PCB / EDU-NXP / ON_BOARD_IO.sch
-
PCB / EDU-NXP / rsS485_can.sch
-
PCB / EDU-NXP / usb.sch
-
PCB / EDU-XILINX / ProyectoKicad / Bank14.sch
-
PCB / EDU-XILINX / ProyectoKicad / Bank15.sch
-
PCB / EDU-XILINX / ProyectoKicad / Bank35.sch
-
PCB / EDU-XILINX / ProyectoKicad / EduCiaaX.sch
-
PCB / EDU-XILINX / ProyectoKicad / FPGAConfig.sch
-
PCB / EDU-XILINX / ProyectoKicad / FPGAPower.sch
-
PCB / EDU-XILINX / ProyectoKicad / Power.sch
-
PCB / EDU-XILINX / ProyectoKicad / Usb.sch
-
PCB / FSL-MINI / CIAA_FSL_MINI.kicad_pcb
-
PCB / FSL-MINI / CIAA_FSL_MINI.sch
-
PCB / FSL-MINI / cpu.sch
-
PCB / FSL-MINI / ethernet.sch
-
PCB / FSL-MINI / fuente.sch
-
PCB / FSL-MINI / IO.sch
-
PCB / FSL-MINI / memories.sch
-
PCB / FSL-MINI / usb_otg.sch
-
PCB / FSL / CIAA_K60 / analog.sch
-
PCB / FSL / CIAA_K60 / analog_out.sch
-
PCB / FSL / CIAA_K60 / CIAA_K60.kicad_pcb
-
PCB / FSL / CIAA_K60 / CIAA_K60.sch
-
PCB / FSL / CIAA_K60 / cpu.sch
-
PCB / FSL / CIAA_K60 / din.sch
-
PCB / FSL / CIAA_K60 / dout.sch
-
PCB / FSL / CIAA_K60 / ethernet.sch
-
PCB / FSL / CIAA_K60 / fuente.sch
-
PCB / FSL / CIAA_K60 / gpio.sch
-
PCB / FSL / CIAA_K60 / JTAG.sch
-
PCB / FSL / CIAA_K60 / memories.sch
-
PCB / FSL / CIAA_K60 / rsS485_rs232_can.sch
-
PCB / FSL / CIAA_K60 / usb_otg.sch
-
PCB / NXP / .kicad_pcb.kicad_pcb
-
PCB / NXP / analog.sch
-
PCB / NXP / analog_out.sch
-
PCB / NXP / ciaa-nxp.kicad_pcb
-
PCB / NXP / ciaa-nxp.sch
-
PCB / NXP / cpu.sch
-
PCB / NXP / din.sch
-
PCB / NXP / dout.sch
-
PCB / NXP / ethernet.sch
-
PCB / NXP / fuente.sch
-
PCB / NXP / gpio.sch
-
PCB / NXP / mem.sch
-
PCB / NXP / rsS485_rs232_can.sch
-
PCB / NXP / usb_otg.sch
-
PCB / PIC / analog.sch
-
PCB / PIC / analog_out.sch
-
PCB / PIC / ciaa-pic.kicad_pcb
-
PCB / PIC / ciaa-pic.sch
-
PCB / PIC / cpu.sch
-
PCB / PIC / din.sch
-
PCB / PIC / dout.sch
-
PCB / PIC / ethernet.sch
-
PCB / PIC / fuente.sch
-
PCB / PIC / gpio.sch
-
PCB / PIC / JTAG.sch
-
PCB / PIC / mem.sch
-
PCB / PIC / rsS485_rs232_can.sch
-
PCB / PIC / usb_otg.sch
-
PCB / pico / cpu.sch
-
PCB / pico / debugger.sch
-
PCB / pico / picociaa.kicad_pcb
-
PCB / pico / picociaa.sch
-
PCB / RX / hw / .kicad_pcb.kicad_pcb
-
PCB / RX / hw / analog.sch
-
PCB / RX / hw / analog_out.sch
-
PCB / RX / hw / ciaa-rx.kicad_pcb
-
PCB / RX / hw / ciaa-rx.sch
-
PCB / RX / hw / cpu.sch
-
PCB / RX / hw / din.sch
-
PCB / RX / hw / dout.sch
-
PCB / RX / hw / ethernet.sch
-
PCB / RX / hw / fuente.sch
-
PCB / RX / hw / gpio.sch
-
PCB / RX / hw / mem.sch
-
PCB / RX / hw / rsS485_rs232_can.sch
-
PCB / RX / hw / usb_otg.sch
-
PCB / Safety / BUS_ISA.sch
-
PCB / Safety / CAN.sch
-
PCB / Safety / CIAA_Safety_VTI_1.0.kicad_pcb
-
PCB / Safety / CIAA_Safety_VTI_1.0.sch
-
PCB / Safety / CPU.sch
-
PCB / Safety / ETHERNET.sch
-
PCB / Safety / MEM_FLASH_SPI.sch
-
PCB / Safety / RM48L952.sch
-
PCB / Safety / USB HOST - MEM SD.sch
-
PCB / Safety / USB OTG.sch
-
PCB / Safety / USB.sch
-
PCB / Z3R0 / ciaa-z3r0.kicad_pcb
-
PCB / Z3R0 / ciaa-z3r0.sch
Last update 5 years 7 months
by
Noelia Scotti
c_elec_13.7x13x13.5.kicad_mod(module c_elec_13.7x13x13.5 (layer F.Cu) (tedit 5342F889) (descr "SMT capacitor, aluminium electrolytic, 10x10.5") (fp_text reference C16 (at 0.75 -6.75) (layer F.SilkS) (effects (font (size 0.50038 0.50038) (thickness 0.11938))) ) (fp_text value 470uF (at 1 7) (layer F.SilkS) hide (effects (font (size 0.50038 0.50038) (thickness 0.11938))) ) (fp_line (start -5.207 -6.207) (end -5.207 4.207) (layer F.SilkS) (width 0.127)) (fp_line (start -5.207 -6.207) (end -5.207 4.207) (layer F.SilkS) (width 0.127)) (fp_line (start 4.445 -6.207) (end -5.207 -6.207) (layer F.SilkS) (width 0.127)) (fp_line (start -2.957 6.207) (end 6.695 6.207) (layer F.SilkS) (width 0.127)) (fp_line (start -5.207 6.207) (end 4.445 6.207) (layer F.SilkS) (width 0.127)) (fp_line (start 7.457 5.445) (end 7.457 -3.445) (layer F.SilkS) (width 0.127)) (fp_line (start 6.695 6.207) (end 7.457 5.445) (layer F.SilkS) (width 0.127)) (fp_line (start 6.695 6.207) (end 7.457 5.445) (layer F.SilkS) (width 0.127)) (fp_line (start 7.457 5.445) (end 7.457 -3.445) (layer F.SilkS) (width 0.127)) (fp_line (start 7.457 3.195) (end 7.457 -5.695) (layer F.SilkS) (width 0.127)) (fp_line (start -5.207 -4.207) (end -5.207 6.207) (layer F.SilkS) (width 0.127)) (fp_circle (center 1.25 0) (end 6 4) (layer F.SilkS) (width 0.15)) (fp_line (start -4.826 1.016) (end -4.826 -1.016) (layer F.SilkS) (width 0.127)) (fp_line (start -4.699 -1.397) (end -4.699 1.524) (layer F.SilkS) (width 0.127)) (fp_line (start -4.572 1.778) (end -4.572 -1.778) (layer F.SilkS) (width 0.127)) (fp_line (start -4.445 -2.159) (end -4.445 2.159) (layer F.SilkS) (width 0.127)) (fp_line (start -4.318 2.413) (end -4.318 -2.413) (layer F.SilkS) (width 0.127)) (fp_line (start -4.191 -2.54) (end -4.191 2.54) (layer F.SilkS) (width 0.127)) (fp_line (start -5.207 -4.207) (end -5.207 6.207) (layer F.SilkS) (width 0.127)) (fp_line (start -5.207 6.207) (end 4.445 6.207) (layer F.SilkS) (width 0.127)) (fp_line (start 7.457 3.195) (end 7.457 -5.695) (layer F.SilkS) (width 0.127)) (fp_line (start 7.457 -5.445) (end 6.695 -6.207) (layer F.SilkS) (width 0.127)) (fp_line (start 6.695 -6.207) (end -2.957 -6.207) (layer F.SilkS) (width 0.127)) (fp_line (start 9.072 -2.25) (end 8.31 -2.25) (layer F.SilkS) (width 0.127)) (fp_line (start 8.691 -2.631) (end 8.691 -1.869) (layer F.SilkS) (width 0.127)) (pad 1 smd rect (at 6 0) (size 6.0005 2.4003) (layers F.Cu F.Paste F.Mask)) (pad 2 smd rect (at -4.0005 0) (size 6.0005 2.4003) (layers F.Cu F.Paste F.Mask)) (model smd/capacitors/c_elec_10x10_5.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) (model footprints/3D/c_elec_10x13_5.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) )