Files
-
PCB / ACC / CIAA_ACC / BANK_0.sch
-
PCB / ACC / CIAA_ACC / BANK_112.sch
-
PCB / ACC / CIAA_ACC / BANK_500.sch
-
PCB / ACC / CIAA_ACC / BANK_501.sch
-
PCB / ACC / CIAA_ACC / BANK_502.sch
-
PCB / ACC / CIAA_ACC / BANKS_HP.sch
-
PCB / ACC / CIAA_ACC / BANKS_HR.sch
-
PCB / ACC / CIAA_ACC / ciaa_acc.kicad_pcb
-
PCB / ACC / CIAA_ACC / ciaa_acc.sch
-
PCB / ACC / CIAA_ACC / Digital_IO.sch
-
PCB / ACC / CIAA_ACC / Expansion.sch
-
PCB / ACC / CIAA_ACC / FMC-Power.sch
-
PCB / ACC / CIAA_ACC / FPGA-Power.sch
-
PCB / ACC / CIAA_ACC / OneBank.sch
-
PCB / ACC / CIAA_ACC / PMIC.sch
-
PCB / ACC / CIAA_ACC / Principal.sch
-
PCB / ACC / CIAA_ACC / RTC-HDMI.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / cpu.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / EDU_CIAA_K60.kicad_pcb
-
PCB / EDU-FSL / EDU_CIAA_K60 / EDU_CIAA_K60.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / fuente.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / gpio.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / JTAG.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / on_board_io.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / rsS485.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / usb_otg.sch
-
PCB / EDU-INTEL / cpu.sch
-
PCB / EDU-INTEL / edk.kicad_pcb
-
PCB / EDU-INTEL / edk.sch
-
PCB / EDU-INTEL / power.sch
-
PCB / EDU-INTEL / sd_card.sch
-
PCB / EDU-INTEL / usb.sch
-
PCB / EDU-NXP / cpu.sch
-
PCB / EDU-NXP / edu-ciaa-nxp.kicad_pcb
-
PCB / EDU-NXP / edu-ciaa-nxp.sch
-
PCB / EDU-NXP / fuente.sch
-
PCB / EDU-NXP / gpio.sch
-
PCB / EDU-NXP / ON_BOARD_IO.sch
-
PCB / EDU-NXP / rsS485_can.sch
-
PCB / EDU-NXP / usb.sch
-
PCB / EDU-XILINX / ProyectoKicad / Bank14.sch
-
PCB / EDU-XILINX / ProyectoKicad / Bank15.sch
-
PCB / EDU-XILINX / ProyectoKicad / Bank35.sch
-
PCB / EDU-XILINX / ProyectoKicad / EduCiaaX.sch
-
PCB / EDU-XILINX / ProyectoKicad / FPGAConfig.sch
-
PCB / EDU-XILINX / ProyectoKicad / FPGAPower.sch
-
PCB / EDU-XILINX / ProyectoKicad / Power.sch
-
PCB / EDU-XILINX / ProyectoKicad / Usb.sch
-
PCB / FSL-MINI / CIAA_FSL_MINI.kicad_pcb
-
PCB / FSL-MINI / CIAA_FSL_MINI.sch
-
PCB / FSL-MINI / cpu.sch
-
PCB / FSL-MINI / ethernet.sch
-
PCB / FSL-MINI / fuente.sch
-
PCB / FSL-MINI / IO.sch
-
PCB / FSL-MINI / memories.sch
-
PCB / FSL-MINI / usb_otg.sch
-
PCB / FSL / CIAA_K60 / analog.sch
-
PCB / FSL / CIAA_K60 / analog_out.sch
-
PCB / FSL / CIAA_K60 / CIAA_K60.kicad_pcb
-
PCB / FSL / CIAA_K60 / CIAA_K60.sch
-
PCB / FSL / CIAA_K60 / cpu.sch
-
PCB / FSL / CIAA_K60 / din.sch
-
PCB / FSL / CIAA_K60 / dout.sch
-
PCB / FSL / CIAA_K60 / ethernet.sch
-
PCB / FSL / CIAA_K60 / fuente.sch
-
PCB / FSL / CIAA_K60 / gpio.sch
-
PCB / FSL / CIAA_K60 / JTAG.sch
-
PCB / FSL / CIAA_K60 / memories.sch
-
PCB / FSL / CIAA_K60 / rsS485_rs232_can.sch
-
PCB / FSL / CIAA_K60 / usb_otg.sch
-
PCB / NXP / .kicad_pcb.kicad_pcb
-
PCB / NXP / analog.sch
-
PCB / NXP / analog_out.sch
-
PCB / NXP / ciaa-nxp.kicad_pcb
-
PCB / NXP / ciaa-nxp.sch
-
PCB / NXP / cpu.sch
-
PCB / NXP / din.sch
-
PCB / NXP / dout.sch
-
PCB / NXP / ethernet.sch
-
PCB / NXP / fuente.sch
-
PCB / NXP / gpio.sch
-
PCB / NXP / mem.sch
-
PCB / NXP / rsS485_rs232_can.sch
-
PCB / NXP / usb_otg.sch
-
PCB / PIC / analog.sch
-
PCB / PIC / analog_out.sch
-
PCB / PIC / ciaa-pic.kicad_pcb
-
PCB / PIC / ciaa-pic.sch
-
PCB / PIC / cpu.sch
-
PCB / PIC / din.sch
-
PCB / PIC / dout.sch
-
PCB / PIC / ethernet.sch
-
PCB / PIC / fuente.sch
-
PCB / PIC / gpio.sch
-
PCB / PIC / JTAG.sch
-
PCB / PIC / mem.sch
-
PCB / PIC / rsS485_rs232_can.sch
-
PCB / PIC / usb_otg.sch
-
PCB / pico / cpu.sch
-
PCB / pico / debugger.sch
-
PCB / pico / picociaa.kicad_pcb
-
PCB / pico / picociaa.sch
-
PCB / RX / hw / .kicad_pcb.kicad_pcb
-
PCB / RX / hw / analog.sch
-
PCB / RX / hw / analog_out.sch
-
PCB / RX / hw / ciaa-rx.kicad_pcb
-
PCB / RX / hw / ciaa-rx.sch
-
PCB / RX / hw / cpu.sch
-
PCB / RX / hw / din.sch
-
PCB / RX / hw / dout.sch
-
PCB / RX / hw / ethernet.sch
-
PCB / RX / hw / fuente.sch
-
PCB / RX / hw / gpio.sch
-
PCB / RX / hw / mem.sch
-
PCB / RX / hw / rsS485_rs232_can.sch
-
PCB / RX / hw / usb_otg.sch
-
PCB / Safety / BUS_ISA.sch
-
PCB / Safety / CAN.sch
-
PCB / Safety / CIAA_Safety_VTI_1.0.kicad_pcb
-
PCB / Safety / CIAA_Safety_VTI_1.0.sch
-
PCB / Safety / CPU.sch
-
PCB / Safety / ETHERNET.sch
-
PCB / Safety / MEM_FLASH_SPI.sch
-
PCB / Safety / RM48L952.sch
-
PCB / Safety / USB HOST - MEM SD.sch
-
PCB / Safety / USB OTG.sch
-
PCB / Safety / USB.sch
-
PCB / Z3R0 / ciaa-z3r0.kicad_pcb
-
PCB / Z3R0 / ciaa-z3r0.sch
Last update 5 years 7 months
by
Noelia Scotti
PIN_ARRAY_6X2.kicad_mod(module PIN_ARRAY_6X2 (layer F.Cu) (tedit 53EE67B7) (descr "Connector 6x2 pins, 100mil pitch") (tags "CONN DEV") (autoplace_cost90 10) (autoplace_cost180 10) (fp_text reference P2 (at 8.8585 0.0005) (layer F.SilkS) (effects (font (size 1.524 1.143) (thickness 0.2032))) ) (fp_text value CONN_6X2 (at 12.2 -0.3) (layer F.SilkS) (effects (font (size 1.524 1.143) (thickness 0.2032))) ) (fp_line (start -7.62 2.54) (end 7.62 2.54) (layer F.SilkS) (width 0.00012)) (fp_line (start 7.62 2.54) (end 7.62 -2.54) (layer F.SilkS) (width 0.00012)) (fp_line (start 7.62 -2.54) (end -7.62 -2.54) (layer F.SilkS) (width 0.00012)) (fp_line (start -7.62 -2.54) (end -7.62 2.54) (layer F.SilkS) (width 0.00012)) (pad 1 thru_hole rect (at -6.35 1.27) (size 1.6002 1.6002) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) (pad 2 thru_hole circle (at -6.35 -1.27) (size 1.6002 1.6002) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) (pad 3 thru_hole circle (at -3.81 1.27) (size 1.6002 1.6002) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) (pad 4 thru_hole circle (at -3.81 -1.27) (size 1.6002 1.6002) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) (pad 5 thru_hole circle (at -1.27 1.27) (size 1.6002 1.6002) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) (pad 6 thru_hole circle (at -1.27 -1.27) (size 1.6002 1.6002) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) (pad 7 thru_hole circle (at 1.27 1.27) (size 1.6002 1.6002) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) (pad 8 thru_hole circle (at 1.27 -1.27) (size 1.6002 1.6002) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) (pad 9 thru_hole circle (at 3.81 1.27) (size 1.6002 1.6002) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) (pad 10 thru_hole circle (at 3.81 -1.27) (size 1.6002 1.6002) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) (pad 11 thru_hole circle (at 6.35 1.27) (size 1.6002 1.6002) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) (pad 12 thru_hole circle (at 6.35 -1.27) (size 1.6002 1.6002) (drill 1.016) (layers *.Cu *.Mask F.SilkS)) (model footprints/3D/pins_array_6x2.wrl (at (xyz 0 0 0)) (scale (xyz 1 1 1)) (rotate (xyz 0 0 0)) ) )