Files
-
PCB / ACC / CIAA_ACC / BANK_0.sch
-
PCB / ACC / CIAA_ACC / BANK_112.sch
-
PCB / ACC / CIAA_ACC / BANK_500.sch
-
PCB / ACC / CIAA_ACC / BANK_501.sch
-
PCB / ACC / CIAA_ACC / BANK_502.sch
-
PCB / ACC / CIAA_ACC / BANKS_HP.sch
-
PCB / ACC / CIAA_ACC / BANKS_HR.sch
-
PCB / ACC / CIAA_ACC / ciaa_acc.kicad_pcb
-
PCB / ACC / CIAA_ACC / ciaa_acc.sch
-
PCB / ACC / CIAA_ACC / Digital_IO.sch
-
PCB / ACC / CIAA_ACC / Expansion.sch
-
PCB / ACC / CIAA_ACC / FMC-Power.sch
-
PCB / ACC / CIAA_ACC / FPGA-Power.sch
-
PCB / ACC / CIAA_ACC / OneBank.sch
-
PCB / ACC / CIAA_ACC / PMIC.sch
-
PCB / ACC / CIAA_ACC / Principal.sch
-
PCB / ACC / CIAA_ACC / RTC-HDMI.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / cpu.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / EDU_CIAA_K60.kicad_pcb
-
PCB / EDU-FSL / EDU_CIAA_K60 / EDU_CIAA_K60.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / fuente.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / gpio.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / JTAG.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / on_board_io.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / rsS485.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / usb_otg.sch
-
PCB / EDU-INTEL / cpu.sch
-
PCB / EDU-INTEL / edk.kicad_pcb
-
PCB / EDU-INTEL / edk.sch
-
PCB / EDU-INTEL / power.sch
-
PCB / EDU-INTEL / sd_card.sch
-
PCB / EDU-INTEL / usb.sch
-
PCB / EDU-NXP / cpu.sch
-
PCB / EDU-NXP / edu-ciaa-nxp.kicad_pcb
-
PCB / EDU-NXP / edu-ciaa-nxp.sch
-
PCB / EDU-NXP / fuente.sch
-
PCB / EDU-NXP / gpio.sch
-
PCB / EDU-NXP / ON_BOARD_IO.sch
-
PCB / EDU-NXP / rsS485_can.sch
-
PCB / EDU-NXP / usb.sch
-
PCB / EDU-XILINX / ProyectoKicad / Bank14.sch
-
PCB / EDU-XILINX / ProyectoKicad / Bank15.sch
-
PCB / EDU-XILINX / ProyectoKicad / Bank35.sch
-
PCB / EDU-XILINX / ProyectoKicad / EduCiaaX.sch
-
PCB / EDU-XILINX / ProyectoKicad / FPGAConfig.sch
-
PCB / EDU-XILINX / ProyectoKicad / FPGAPower.sch
-
PCB / EDU-XILINX / ProyectoKicad / Power.sch
-
PCB / EDU-XILINX / ProyectoKicad / Usb.sch
-
PCB / FSL-MINI / CIAA_FSL_MINI.kicad_pcb
-
PCB / FSL-MINI / CIAA_FSL_MINI.sch
-
PCB / FSL-MINI / cpu.sch
-
PCB / FSL-MINI / ethernet.sch
-
PCB / FSL-MINI / fuente.sch
-
PCB / FSL-MINI / IO.sch
-
PCB / FSL-MINI / memories.sch
-
PCB / FSL-MINI / usb_otg.sch
-
PCB / FSL / CIAA_K60 / analog.sch
-
PCB / FSL / CIAA_K60 / analog_out.sch
-
PCB / FSL / CIAA_K60 / CIAA_K60.kicad_pcb
-
PCB / FSL / CIAA_K60 / CIAA_K60.sch
-
PCB / FSL / CIAA_K60 / cpu.sch
-
PCB / FSL / CIAA_K60 / din.sch
-
PCB / FSL / CIAA_K60 / dout.sch
-
PCB / FSL / CIAA_K60 / ethernet.sch
-
PCB / FSL / CIAA_K60 / fuente.sch
-
PCB / FSL / CIAA_K60 / gpio.sch
-
PCB / FSL / CIAA_K60 / JTAG.sch
-
PCB / FSL / CIAA_K60 / memories.sch
-
PCB / FSL / CIAA_K60 / rsS485_rs232_can.sch
-
PCB / FSL / CIAA_K60 / usb_otg.sch
-
PCB / NXP / .kicad_pcb.kicad_pcb
-
PCB / NXP / analog.sch
-
PCB / NXP / analog_out.sch
-
PCB / NXP / ciaa-nxp.kicad_pcb
-
PCB / NXP / ciaa-nxp.sch
-
PCB / NXP / cpu.sch
-
PCB / NXP / din.sch
-
PCB / NXP / dout.sch
-
PCB / NXP / ethernet.sch
-
PCB / NXP / fuente.sch
-
PCB / NXP / gpio.sch
-
PCB / NXP / mem.sch
-
PCB / NXP / rsS485_rs232_can.sch
-
PCB / NXP / usb_otg.sch
-
PCB / PIC / analog.sch
-
PCB / PIC / analog_out.sch
-
PCB / PIC / ciaa-pic.kicad_pcb
-
PCB / PIC / ciaa-pic.sch
-
PCB / PIC / cpu.sch
-
PCB / PIC / din.sch
-
PCB / PIC / dout.sch
-
PCB / PIC / ethernet.sch
-
PCB / PIC / fuente.sch
-
PCB / PIC / gpio.sch
-
PCB / PIC / JTAG.sch
-
PCB / PIC / mem.sch
-
PCB / PIC / rsS485_rs232_can.sch
-
PCB / PIC / usb_otg.sch
-
PCB / pico / cpu.sch
-
PCB / pico / debugger.sch
-
PCB / pico / picociaa.kicad_pcb
-
PCB / pico / picociaa.sch
-
PCB / RX / hw / .kicad_pcb.kicad_pcb
-
PCB / RX / hw / analog.sch
-
PCB / RX / hw / analog_out.sch
-
PCB / RX / hw / ciaa-rx.kicad_pcb
-
PCB / RX / hw / ciaa-rx.sch
-
PCB / RX / hw / cpu.sch
-
PCB / RX / hw / din.sch
-
PCB / RX / hw / dout.sch
-
PCB / RX / hw / ethernet.sch
-
PCB / RX / hw / fuente.sch
-
PCB / RX / hw / gpio.sch
-
PCB / RX / hw / mem.sch
-
PCB / RX / hw / rsS485_rs232_can.sch
-
PCB / RX / hw / usb_otg.sch
-
PCB / Safety / BUS_ISA.sch
-
PCB / Safety / CAN.sch
-
PCB / Safety / CIAA_Safety_VTI_1.0.kicad_pcb
-
PCB / Safety / CIAA_Safety_VTI_1.0.sch
-
PCB / Safety / CPU.sch
-
PCB / Safety / ETHERNET.sch
-
PCB / Safety / MEM_FLASH_SPI.sch
-
PCB / Safety / RM48L952.sch
-
PCB / Safety / USB HOST - MEM SD.sch
-
PCB / Safety / USB OTG.sch
-
PCB / Safety / USB.sch
-
PCB / Z3R0 / ciaa-z3r0.kicad_pcb
-
PCB / Z3R0 / ciaa-z3r0.sch
Last update 5 years 9 months
by
Noelia Scotti
-SOT89.kicad_mod(module -SOT89 (layer F.Cu) (tedit 200000) (descr "SOT98 PK (R-PDSO-G3)") (tags "SOT98 PK (R-PDSO-G3)") (attr smd) (fp_text reference Q1 (at 0.635 -3.81) (layer B.SilkS) (effects (font (size 1.27 1.27) (thickness 0.0889))) ) (fp_text value PBSS5240XF (at 1.40462 3.7084) (layer B.SilkS) (effects (font (size 1.27 1.27) (thickness 0.0889))) ) (fp_line (start -1.7272 2.1082) (end -1.27 2.1082) (layer F.SilkS) (width 0.06604)) (fp_line (start -1.27 2.1082) (end -1.27 1.27) (layer F.SilkS) (width 0.06604)) (fp_line (start -1.7272 1.27) (end -1.27 1.27) (layer F.SilkS) (width 0.06604)) (fp_line (start -1.7272 2.1082) (end -1.7272 1.27) (layer F.SilkS) (width 0.06604)) (fp_line (start 1.27 2.1082) (end 1.7272 2.1082) (layer F.SilkS) (width 0.06604)) (fp_line (start 1.7272 2.1082) (end 1.7272 1.27) (layer F.SilkS) (width 0.06604)) (fp_line (start 1.27 1.27) (end 1.7272 1.27) (layer F.SilkS) (width 0.06604)) (fp_line (start 1.27 2.1082) (end 1.27 1.27) (layer F.SilkS) (width 0.06604)) (fp_line (start -0.2794 2.1082) (end 0.2794 2.1082) (layer F.SilkS) (width 0.06604)) (fp_line (start 0.2794 2.1082) (end 0.2794 1.27) (layer F.SilkS) (width 0.06604)) (fp_line (start -0.2794 1.27) (end 0.2794 1.27) (layer F.SilkS) (width 0.06604)) (fp_line (start -0.2794 2.1082) (end -0.2794 1.27) (layer F.SilkS) (width 0.06604)) (fp_line (start -0.39878 2.6797) (end 0.39878 2.6797) (layer F.SilkS) (width 0.06604)) (fp_line (start 0.39878 2.6797) (end 0.39878 1.27762) (layer F.SilkS) (width 0.06604)) (fp_line (start -0.39878 1.27762) (end 0.39878 1.27762) (layer F.SilkS) (width 0.06604)) (fp_line (start -0.39878 2.6797) (end -0.39878 1.27762) (layer F.SilkS) (width 0.06604)) (fp_line (start -2.02438 2.77368) (end -0.97282 2.77368) (layer F.SilkS) (width 0.06604)) (fp_line (start -0.97282 2.77368) (end -0.97282 1.19888) (layer F.SilkS) (width 0.06604)) (fp_line (start -2.02438 1.19888) (end -0.97282 1.19888) (layer F.SilkS) (width 0.06604)) (fp_line (start -2.02438 2.77368) (end -2.02438 1.19888) (layer F.SilkS) (width 0.06604)) (fp_line (start 0.97282 2.77368) (end 2.02438 2.77368) (layer F.SilkS) (width 0.06604)) (fp_line (start 2.02438 2.77368) (end 2.02438 1.19888) (layer F.SilkS) (width 0.06604)) (fp_line (start 0.97282 1.19888) (end 2.02438 1.19888) (layer F.SilkS) (width 0.06604)) (fp_line (start 0.97282 2.77368) (end 0.97282 1.19888) (layer F.SilkS) (width 0.06604)) (fp_line (start -0.52324 2.77368) (end 0.52324 2.77368) (layer F.SilkS) (width 0.06604)) (fp_line (start 0.52324 2.77368) (end 0.52324 1.19888) (layer F.SilkS) (width 0.06604)) (fp_line (start -0.52324 1.19888) (end 0.52324 1.19888) (layer F.SilkS) (width 0.06604)) (fp_line (start -0.52324 2.77368) (end -0.52324 1.19888) (layer F.SilkS) (width 0.06604)) (fp_line (start 1.09982 2.6797) (end 1.89992 2.6797) (layer F.SilkS) (width 0.06604)) (fp_line (start 1.89992 2.6797) (end 1.89992 1.27762) (layer F.SilkS) (width 0.06604)) (fp_line (start 1.09982 1.27762) (end 1.89992 1.27762) (layer F.SilkS) (width 0.06604)) (fp_line (start 1.09982 2.6797) (end 1.09982 1.27762) (layer F.SilkS) (width 0.06604)) (fp_line (start -1.89992 2.6797) (end -1.09982 2.6797) (layer F.SilkS) (width 0.06604)) (fp_line (start -1.09982 2.6797) (end -1.09982 1.27762) (layer F.SilkS) (width 0.06604)) (fp_line (start -1.89992 1.27762) (end -1.09982 1.27762) (layer F.SilkS) (width 0.06604)) (fp_line (start -1.89992 2.6797) (end -1.89992 1.27762) (layer F.SilkS) (width 0.06604)) (fp_line (start 2.23266 1.2446) (end -2.23266 1.2446) (layer F.SilkS) (width 0.127)) (fp_line (start 2.23266 -1.21666) (end 2.23266 1.2446) (layer F.SilkS) (width 0.127)) (fp_line (start -2.23266 1.2446) (end -2.23266 -1.21666) (layer F.SilkS) (width 0.127)) (fp_line (start -2.23266 -1.21666) (end 2.23266 -1.21666) (layer F.SilkS) (width 0.127)) (fp_line (start -0.7874 -1.5748) (end -0.3556 -2.0066) (layer F.SilkS) (width 0.19812)) (fp_line (start -0.3556 -2.0066) (end 0.3556 -2.0066) (layer F.SilkS) (width 0.19812)) (fp_line (start 0.3556 -2.0066) (end 0.7874 -1.5748) (layer F.SilkS) (width 0.19812)) (fp_line (start 0.7874 -1.5748) (end 0.7874 -1.29286) (layer F.SilkS) (width 0.19812)) (fp_line (start 0.7874 -1.29286) (end -0.7874 -1.29286) (layer F.SilkS) (width 0.19812)) (fp_line (start -0.7874 -1.29286) (end -0.7874 -1.5748) (layer F.SilkS) (width 0.19812)) (fp_line (start -0.7874 -1.3208) (end -0.7874 -1.5748) (layer F.SilkS) (width 0.19812)) (fp_line (start -0.7874 -1.5748) (end -0.3556 -2.0066) (layer F.SilkS) (width 0.19812)) (fp_line (start -0.3556 -2.0066) (end 0.3048 -2.0066) (layer F.SilkS) (width 0.19812)) (fp_line (start 0.3048 -2.0066) (end 0.3556 -2.0066) (layer F.SilkS) (width 0.19812)) (fp_line (start 0.3556 -2.0066) (end 0.7874 -1.5748) (layer F.SilkS) (width 0.19812)) (fp_line (start 0.7874 -1.5748) (end 0.7874 -1.29286) (layer F.SilkS) (width 0.19812)) (fp_line (start 0.7874 -1.29286) (end -0.7874 -1.29286) (layer F.SilkS) (width 0.19812)) (fp_line (start -0.7874 -1.29286) (end -0.7874 -1.3208) (layer F.SilkS) (width 0.19812)) (pad 1 smd rect (at -1.4986 1.97866) (size 0.99822 1.4986) (layers F.Cu F.Paste F.Mask)) (pad 2 smd rect (at 0 1.72466) (size 0.99822 1.99898) (layers F.Cu F.Paste F.Mask)) (pad 2@1 smd oval (at 0 -0.9398) (size 2.19964 3.69824) (layers F.Cu F.Paste F.Mask)) (pad 3 smd oval (at 1.4986 1.97866) (size 0.99822 1.4986) (layers F.Cu F.Paste F.Mask)) )