Files
Scanning the repository...
Last update 4 years 11 months
by
Dejardin
LMB.bakEESchema Schematic File Version 4 LIBS:LMB-cache EELAYER 26 0 EELAYER END $Descr A4 11693 8268 encoding utf-8 Sheet 1 11 Title "" Date "" Rev "" Comp "" Comment1 "" Comment2 "" Comment3 "" Comment4 "" $EndDescr Text Notes 1375 750 0 118 ~ 0 ADC Side $Sheet S 4250 4275 750 825 U 571914DE F0 "FPGA Gb" 50 F1 "sch/FPGA_Gb.sch" 50 F2 "SFP_Tx+" I L 4250 4350 39 F3 "SFP_Tx-" I L 4250 4425 39 F4 "SFP_Rx+" I L 4250 4525 39 F5 "SFP_Rx-" I L 4250 4600 39 F6 "ADDR[0..3]" O L 4250 4975 39 $EndSheet $Sheet S 4650 950 1700 3125 U 57195CF6 F0 "Convert" 50 F1 "sch/Convert.sch" 50 F2 "SFP_Present" I R 6350 1450 50 F3 "SFP_LOS" I R 6350 1525 50 F4 "SFP_Tx_Fault" I R 6350 1600 50 F5 "SFP_SCL" O R 6350 1675 50 F6 "SFP_SDA" B R 6350 1750 50 F7 "LED[0..3]" O R 6350 1200 50 F8 "CLK_in+" I R 6350 1050 50 F9 "CLK_in-" I R 6350 1125 50 F10 "ADDR[0..3]" I R 6350 1350 50 F11 "GPIO[0..3]" I R 6350 1275 50 F12 "Temp_CATIA" I L 4650 2500 50 F13 "I2C_SCL_CATIA" O L 4650 1450 50 F14 "I2C_SDA_CATIA" B L 4650 1525 50 F15 "I2C_SCL_LVR" O L 4650 1600 50 F16 "I2C_SDA_LVR" B L 4650 1675 50 F17 "G10_CalibPulse" O L 4650 1975 50 F18 "G1_CalibPulse" O L 4650 2050 50 F19 "Pwup_Reset" O L 4650 1750 50 F20 "CalibMode" O L 4650 1825 50 F21 "TP_trigger" O L 4650 1900 50 F22 "G10_P[0..6]" I L 4650 1050 50 F23 "G10_N[0..6]" I L 4650 1150 50 F24 "G1_P[0..6]" I L 4650 1250 50 F25 "G1_N[0..6]" I L 4650 1350 50 F26 "SPI_SCL" O L 4650 2225 50 F27 "SPI_SDIO" B L 4650 2300 50 F28 "SPI_CSb" O L 4650 2375 50 F29 "Vref_reg" I L 4650 2575 50 F30 "Vdac_buf" I L 4650 2650 50 $EndSheet Text Label 4025 1050 0 39 ~ 0 G10_P[0..6] Wire Bus Line 4025 1050 4650 1050 $Sheet S 1050 4250 1125 1175 U 571000A8 F0 "Sheet571000A7" 60 F1 "sch/SFP.sch" 60 F2 "SFP_Present" O R 2175 4775 39 F3 "SFP_LOS" O R 2175 4875 39 F4 "SFP_Tx_Fault" O R 2175 4975 39 F5 "SFP_SCL" I R 2175 5225 39 F6 "SFP_SDA" B R 2175 5325 39 F7 "SFP_Rx+" O R 2175 4525 39 F8 "SFP_Tx+" I R 2175 4350 39 F9 "SFP_Rx-" O R 2175 4600 39 F10 "SFP_Tx-" I R 2175 4425 39 $EndSheet Text Label 4025 1450 0 39 ~ 0 I2C_SCL_CATIA Text Label 4025 1525 0 39 ~ 0 I2C_SDA_CATIA Wire Wire Line 4650 1450 4025 1450 Wire Wire Line 4650 1525 4025 1525 Text Label 650 1300 0 39 ~ 0 I2C_SCL_CATIA Text Label 650 1225 0 39 ~ 0 I2C_SDA_CATIA Wire Wire Line 650 1300 1250 1300 Wire Wire Line 650 1225 1250 1225 Text Label 2300 4775 0 50 ~ 0 SFP_Present Text Label 2300 4875 0 50 ~ 0 SFP_LOS Text Label 2300 4975 0 50 ~ 0 SFP_Tx_Fault Text Label 2300 5225 0 50 ~ 0 SFP_SCL Text Label 2300 5325 0 50 ~ 0 SFP_SDA Wire Wire Line 2175 4775 2625 4775 Wire Wire Line 2175 4875 2625 4875 Wire Wire Line 2175 4975 2625 4975 Wire Wire Line 2175 5225 2625 5225 Wire Wire Line 2175 5325 2625 5325 Text Label 6975 1450 2 39 ~ 0 SFP_Present Text Label 6975 1525 2 39 ~ 0 SFP_LOS Text Label 6975 1600 2 39 ~ 0 SFP_Tx_Fault Text Label 6975 1675 2 39 ~ 0 SFP_SCL Text Label 6975 1750 2 39 ~ 0 SFP_SDA Wire Wire Line 6350 1450 6975 1450 Wire Wire Line 6350 1525 6975 1525 Wire Wire Line 6350 1600 6975 1600 Wire Wire Line 6350 1675 6975 1675 Wire Wire Line 6350 1750 6975 1750 $Sheet S 5200 4275 775 825 U 572B8C2E F0 "Programming" 60 F1 "sch/prog.sch" 60 $EndSheet $Sheet S 6175 4275 775 825 U 572C0D81 F0 "FPGA Power" 60 F1 "sch/FPGA_power.sch" 60 $EndSheet Text Label 650 1400 0 50 ~ 0 Pwup_Reset Wire Wire Line 650 1400 1250 1400 Wire Notes Line 3700 500 3700 6100 Wire Notes Line 3700 6100 7300 6100 Wire Notes Line 7300 6100 7300 500 Wire Notes Line 625 2650 625 500 Wire Notes Line 650 500 2950 500 Wire Notes Line 2950 500 2950 2650 Wire Notes Line 2950 2650 650 2650 Wire Notes Line 7300 500 3700 500 Text Notes 4100 750 0 120 ~ 0 KINTEX 7: xc7k70t-fbg676-2 Text Label 4025 1750 0 39 ~ 0 Pwup_Reset Wire Wire Line 4025 1750 4650 1750 $Comp L power:GNDD #PWR0101 U 1 1 579C24C0 P 1550 7025 F 0 "#PWR0101" H 1550 6775 50 0001 C CNN F 1 "GNDD" H 1550 6875 50 0000 C CNN F 2 "" H 1550 7025 50 0000 C CNN F 3 "" H 1550 7025 50 0000 C CNN 1 1550 7025 1 0 0 -1 $EndComp $Comp L power:PWR_FLAG #FLG0101 U 1 1 579C2F52 P 1850 6825 F 0 "#FLG0101" H 1850 6920 50 0001 C CNN F 1 "PWR_FLAG" H 1850 7005 50 0000 C CNN F 2 "" H 1850 6825 50 0000 C CNN F 3 "" H 1850 6825 50 0000 C CNN 1 1850 6825 1 0 0 -1 $EndComp Wire Wire Line 1450 6825 1450 6925 Wire Wire Line 1350 6825 1450 6825 $Comp L MDJ_compo:+5V #PWR0102 U 1 1 57B3F250 P 1600 6825 F 0 "#PWR0102" H 1600 6675 50 0001 C CNN F 1 "+5V" H 1600 6965 50 0000 C CNN F 2 "" H 1600 6825 50 0000 C CNN F 3 "" H 1600 6825 50 0000 C CNN 1 1600 6825 1 0 0 -1 $EndComp $Comp L Connector_Generic:Conn_01x04 P101 U 1 1 57B4ABF0 P 1150 7025 F 0 "P101" H 1150 7250 50 0000 C CNN F 1 "PINS_1x4" H 950 7025 50 0001 C CNN F 2 "MDJ_mod:Molex-172310-1204" V 1325 7025 50 0000 C CNN F 3 "" H 950 7025 50 0000 C CNN F 4 "Digi-key" H 1150 7025 50 0001 C CNN "Supplier" F 5 "WM11841-ND" H 1150 7025 50 0001 C CNN "Supplier P/N" F 6 "Please buy mating connector" H 1150 7025 50 0001 C CNN "notes" 1 1150 7025 -1 0 0 1 $EndComp Wire Wire Line 1450 6925 1350 6925 Connection ~ 1450 6825 Wire Wire Line 1350 7125 1450 7125 Wire Wire Line 1450 7125 1450 7025 Connection ~ 1450 7025 Wire Wire Line 1350 7025 1450 7025 $Sheet S 9750 4650 850 800 U 57B6569D F0 "GPIOs" 60 F1 "sch/GPIO.sch" 60 F2 "LED[0..3]" I L 9750 4750 50 F3 "GPIO[0..3]" B L 9750 4850 50 $EndSheet Text Label 7000 1200 2 39 ~ 0 LED[0..3] Text Label 7000 1275 2 39 ~ 0 GPIO[0..3] Wire Bus Line 6350 1200 7000 1200 Wire Bus Line 6350 1275 7000 1275 Text Label 9650 4750 2 50 ~ 0 LED[0..3] Text Label 9650 4850 2 50 ~ 0 GPIO[0..3] Wire Bus Line 9650 4750 9750 4750 Wire Bus Line 9650 4850 9750 4850 Text Label 7000 1350 2 39 ~ 0 ADDR[0..3] Wire Bus Line 6350 1350 7000 1350 Text Label 4150 4975 2 50 ~ 0 ADDR[0..3] Wire Bus Line 4150 4975 4250 4975 Wire Wire Line 1450 7025 1550 7025 $Sheet S 1250 1000 1175 1450 U 57059335 F0 "VFE_connect" 60 F1 "sch/VFE_connect.sch" 60 F2 "I2C_SCL_CATIA" I L 1250 1300 50 F3 "I2C_SDA_CATIA" B L 1250 1225 50 F4 "Pwup_rstb" I L 1250 1400 50 F5 "G1_P[0..6]" O R 2425 1050 50 F6 "G1_N[0..6]" O R 2425 1125 50 F7 "CalibMode" I L 1250 1475 50 F8 "Temp_CATIA" O R 2425 1775 50 F9 "TP_trigger" I L 1250 1550 50 F10 "G10_CalibPluse" I L 1250 1725 50 F11 "G1_CalibPluse" I L 1250 1650 50 F12 "G10_P[0..6]" O R 2425 1200 50 F13 "G10_N[0..6]" O R 2425 1275 50 F14 "ADC_CSb" I L 1250 2075 50 F15 "I2C_SCL_LVR" I L 1250 2175 50 F16 "I2C_SDA_LVR" B L 1250 2250 50 F17 "ADC_SPI_CLK" I L 1250 1925 50 F18 "ADC_SPI_DIO" B L 1250 2000 50 F19 "Clk-" I L 1250 1125 50 F20 "Clk+" I L 1250 1050 50 F21 "Vref_reg" O R 2425 1850 50 F22 "Vdac_buf" O R 2425 1925 50 $EndSheet Wire Bus Line 2425 1050 2900 1050 Text Label 2475 1050 0 39 ~ 0 G1_P[0..6] Wire Bus Line 2425 1125 2900 1125 Text Label 2475 1125 0 39 ~ 0 G1_N[0..6] Text Label 4025 1150 0 39 ~ 0 G10_N[0..6] Wire Bus Line 4025 1150 4650 1150 Text Label 650 1125 0 39 ~ 0 CLK_to_VFE- Text Label 650 1050 0 39 ~ 0 CLK_to_VFE+ Text Label 775 3425 0 39 ~ 0 CLK_to_VFE- Text Label 775 3350 0 39 ~ 0 CLK_to_VFE+ Text Label 650 1475 0 50 ~ 0 CalibMode Wire Wire Line 650 1475 1250 1475 Text Label 2500 1775 0 39 ~ 0 Temp_CATIA Wire Wire Line 2425 1775 2900 1775 Text Label 4025 2500 0 39 ~ 0 Temp_CATIA Wire Wire Line 4025 2500 4650 2500 Text Label 4025 1825 0 39 ~ 0 CalibMode Wire Wire Line 4650 1900 4025 1900 Text Label 4025 1900 0 39 ~ 0 TP_trigger Wire Wire Line 4650 1825 4025 1825 Wire Wire Line 775 3550 1475 3550 Wire Wire Line 775 3625 1475 3625 Text Label 775 3550 0 39 ~ 0 CLK_FPGA_in+ Text Label 775 3625 0 39 ~ 0 CLK_FPGA_in- $Sheet S 1475 3050 975 875 U 5BAC43A6 F0 "Sheet5BAC43A5" 50 F1 "sch/clock.sch" 50 F2 "CLK_to_FPGA+" O L 1475 3550 39 F3 "CLK_to_FPGA-" O L 1475 3625 39 F4 "CLK_to_VFE+" O L 1475 3350 50 F5 "CLK_to_VFE-" O L 1475 3425 50 $EndSheet Wire Wire Line 2175 4350 4250 4350 Wire Wire Line 4250 4425 2175 4425 Wire Wire Line 2175 4525 4250 4525 Wire Wire Line 4250 4600 2175 4600 Wire Wire Line 1450 6825 1600 6825 Connection ~ 1600 6825 Wire Wire Line 1600 6825 1850 6825 Wire Wire Line 1475 3350 775 3350 Wire Wire Line 1475 3425 775 3425 Text Label 6575 1125 0 39 ~ 0 CLK_FPGA_in- Text Label 6575 1050 0 39 ~ 0 CLK_FPGA_in+ Wire Wire Line 6350 1125 6975 1125 Wire Wire Line 6350 1050 6975 1050 Text Label 4025 1250 0 39 ~ 0 G1_P[0..6] Wire Bus Line 4025 1250 4650 1250 Text Label 4025 1350 0 39 ~ 0 G1_N[0..6] Wire Bus Line 4025 1350 4650 1350 Text Label 4025 1600 0 39 ~ 0 I2C_SCL_LVR Text Label 4025 1675 0 39 ~ 0 I2C_SDA_LVR Wire Wire Line 4650 1600 4025 1600 Wire Wire Line 4650 1675 4025 1675 Wire Wire Line 4650 1975 4025 1975 Text Label 4025 1975 0 39 ~ 0 G10_CalibPulse Wire Wire Line 4650 2050 4025 2050 Text Label 4025 2050 0 39 ~ 0 G1_CalibPulse Wire Bus Line 2425 1200 2900 1200 Text Label 2475 1200 0 39 ~ 0 G10_P[0..6] Wire Bus Line 2425 1275 2900 1275 Text Label 2475 1275 0 39 ~ 0 G10_N[0..6] Wire Wire Line 650 1125 1250 1125 Wire Wire Line 650 1050 1250 1050 Wire Wire Line 650 1550 1250 1550 Text Label 650 1550 0 50 ~ 0 TP_trigger Wire Wire Line 650 1650 1250 1650 Text Label 650 1650 0 50 ~ 0 G1_CalibPulse Wire Wire Line 650 1725 1250 1725 Text Label 650 1725 0 50 ~ 0 G10_CalibPulse Text Label 650 2175 0 39 ~ 0 I2C_SCL_LVR Text Label 650 2250 0 39 ~ 0 I2C_SDA_LVR Wire Wire Line 1250 2175 650 2175 Wire Wire Line 1250 2250 650 2250 Text Label 650 1925 0 39 ~ 0 ADC_SPI_CLK Wire Wire Line 1250 1925 650 1925 Text Label 650 2000 0 39 ~ 0 ADC_SPI_DIO Wire Wire Line 1250 2000 650 2000 Text Label 650 2075 0 39 ~ 0 ADC_CSb Wire Wire Line 1250 2075 650 2075 Text Label 4050 2225 0 39 ~ 0 ADC_SPI_CLK Wire Wire Line 4650 2225 4050 2225 Text Label 4050 2300 0 39 ~ 0 ADC_SPI_DIO Wire Wire Line 4650 2300 4050 2300 Text Label 4050 2375 0 39 ~ 0 ADC_CSb Wire Wire Line 4650 2375 4050 2375 $Sheet S 7900 4650 850 800 U 5787D549 F0 "Power" 60 F1 "sch/power.sch" 60 $EndSheet $Comp L power:PWR_FLAG #FLG0102 U 1 1 5FD258A6 P 2550 7050 F 0 "#FLG0102" H 2550 7145 50 0001 C CNN F 1 "PWR_FLAG" H 2550 7230 50 0000 C CNN F 2 "" H 2550 7050 50 0000 C CNN F 3 "" H 2550 7050 50 0000 C CNN 1 2550 7050 1 0 0 -1 $EndComp $Comp L power:GNDA #PWR0103 U 1 1 5FD27546 P 2550 7050 F 0 "#PWR0103" H 2550 6800 50 0001 C CNN F 1 "GNDA" H 2555 6877 50 0000 C CNN F 2 "" H 2550 7050 50 0001 C CNN F 3 "" H 2550 7050 50 0001 C CNN 1 2550 7050 1 0 0 -1 $EndComp Text Label 2500 1850 0 39 ~ 0 Vref_reg Wire Wire Line 2425 1850 2900 1850 Text Label 2500 1925 0 39 ~ 0 Vdac_buf Wire Wire Line 2425 1925 2900 1925 Text Label 4025 2575 0 39 ~ 0 Vref_reg Wire Wire Line 4025 2575 4650 2575 Text Label 4025 2650 0 39 ~ 0 Vdac_buf Wire Wire Line 4025 2650 4650 2650 $Comp L Device:Ferrite_Bead FB102 U 1 1 5E7012A3 P 3300 6900 F 0 "FB102" V 3225 7100 50 0000 C CNN F 1 "Ferrite_Bead" V 3225 6625 50 0000 C CNN F 2 "Inductor_SMD:L_0603_1608Metric" V 3230 6900 50 0001 C CNN F 3 "~" H 3300 6900 50 0001 C CNN 1 3300 6900 0 1 1 0 $EndComp $Comp L Device:Ferrite_Bead FB101 U 1 1 5E70130C P 3300 6625 F 0 "FB101" V 3225 6825 50 0000 C CNN F 1 "Ferrite_Bead" V 3225 6350 50 0000 C CNN F 2 "Inductor_SMD:L_0603_1608Metric" V 3230 6625 50 0001 C CNN F 3 "~" H 3300 6625 50 0001 C CNN 1 3300 6625 0 1 1 0 $EndComp $Comp L power:GNDD #PWR0125 U 1 1 5E701421 P 3150 7050 F 0 "#PWR0125" H 3150 6800 50 0001 C CNN F 1 "GNDD" H 3150 6900 50 0000 C CNN F 2 "" H 3150 7050 50 0000 C CNN F 3 "" H 3150 7050 50 0000 C CNN 1 3150 7050 1 0 0 -1 $EndComp $Comp L power:GNDA #PWR0126 U 1 1 5E701432 P 3450 7050 F 0 "#PWR0126" H 3450 6800 50 0001 C CNN F 1 "GNDA" H 3455 6877 50 0000 C CNN F 2 "" H 3450 7050 50 0001 C CNN F 3 "" H 3450 7050 50 0001 C CNN 1 3450 7050 1 0 0 -1 $EndComp Wire Wire Line 3150 6625 3150 6900 Wire Wire Line 3150 6900 3150 7050 Connection ~ 3150 6900 Wire Wire Line 3450 6625 3450 6900 Wire Wire Line 3450 6900 3450 7050 Connection ~ 3450 6900 $Comp L MDJ_compo:Hole W101 U 1 1 5D515915 P 4150 6700 F 0 "W101" H 4208 6820 50 0000 L CNN F 1 "Hole" H 4208 6729 50 0000 L CNN F 2 "MDJ_mod:1pin_2.7" H 4350 6700 50 0001 C CNN F 3 "" H 4350 6700 50 0000 C CNN 1 4150 6700 1 0 0 -1 $EndComp $Comp L MDJ_compo:Hole W102 U 1 1 5D51598B P 4425 6700 F 0 "W102" H 4483 6820 50 0000 L CNN F 1 "Hole" H 4483 6729 50 0000 L CNN F 2 "MDJ_mod:1pin_2.7" H 4625 6700 50 0001 C CNN F 3 "" H 4625 6700 50 0000 C CNN 1 4425 6700 1 0 0 -1 $EndComp $Comp L MDJ_compo:Hole W103 U 1 1 5D5159AD P 4675 6700 F 0 "W103" H 4733 6820 50 0000 L CNN F 1 "Hole" H 4733 6729 50 0000 L CNN F 2 "MDJ_mod:1pin_2.7" H 4875 6700 50 0001 C CNN F 3 "" H 4875 6700 50 0000 C CNN 1 4675 6700 1 0 0 -1 $EndComp $Comp L MDJ_compo:Hole W104 U 1 1 5D5159D9 P 4925 6700 F 0 "W104" H 4983 6820 50 0000 L CNN F 1 "Hole" H 4983 6729 50 0000 L CNN F 2 "MDJ_mod:1pin_2.7" H 5125 6700 50 0001 C CNN F 3 "" H 5125 6700 50 0000 C CNN 1 4925 6700 1 0 0 -1 $EndComp $Comp L MDJ_compo:Hole W105 U 1 1 5D515A0B P 5175 6700 F 0 "W105" H 5233 6820 50 0000 L CNN F 1 "Hole" H 5233 6729 50 0000 L CNN F 2 "MDJ_mod:1pin_2.7" H 5375 6700 50 0001 C CNN F 3 "" H 5375 6700 50 0000 C CNN 1 5175 6700 1 0 0 -1 $EndComp $Comp L MDJ_compo:Hole W106 U 1 1 5D515A43 P 5425 6700 F 0 "W106" H 5483 6820 50 0000 L CNN F 1 "Hole" H 5483 6729 50 0000 L CNN F 2 "MDJ_mod:1pin_2.7" H 5625 6700 50 0001 C CNN F 3 "" H 5625 6700 50 0000 C CNN 1 5425 6700 1 0 0 -1 $EndComp $Comp L power:GNDA #PWR0128 U 1 1 5D53DF47 P 4150 6800 F 0 "#PWR0128" H 4150 6550 50 0001 C CNN F 1 "GNDA" H 4155 6627 50 0000 C CNN F 2 "" H 4150 6800 50 0001 C CNN F 3 "" H 4150 6800 50 0001 C CNN 1 4150 6800 1 0 0 -1 $EndComp Wire Wire Line 4150 6800 4150 6700 Wire Wire Line 4150 6700 4425 6700 Connection ~ 4150 6700 Wire Wire Line 4425 6700 4675 6700 Connection ~ 4425 6700 Wire Wire Line 4675 6700 4925 6700 Connection ~ 4675 6700 $Comp L power:GNDD #PWR0129 U 1 1 5D54662B P 5425 6800 F 0 "#PWR0129" H 5425 6550 50 0001 C CNN F 1 "GNDD" H 5425 6650 50 0000 C CNN F 2 "" H 5425 6800 50 0000 C CNN F 3 "" H 5425 6800 50 0000 C CNN 1 5425 6800 1 0 0 -1 $EndComp Wire Wire Line 5425 6800 5425 6700 Wire Wire Line 5425 6700 5175 6700 Connection ~ 5425 6700 Wire Notes Line 10650 525 10650 2675 Wire Notes Line 10650 2675 8350 2675 Wire Notes Line 8300 2675 8300 525 Wire Notes Line 8325 525 10625 525 Text Notes 9175 775 0 118 ~ 0 FE Side $Sheet S 9150 850 925 1200 U 5D2A5AA9 F0 "FE_connect" 50 F1 "sch/FE_connect.sch" 50 F2 "Data_out_P[1..25]" I L 9150 1100 50 F3 "Data_out_N[1..25]" I L 9150 1175 50 F4 "I2C_clk_in" O L 9150 1450 50 F5 "ReSync_in-" O L 9150 1350 50 F6 "I2C_data_in" B L 9150 1525 50 F7 "Pwup_rstb_in" O L 9150 1650 50 F8 "ReSync_in+" O L 9150 1275 50 F9 "TP_trigger_in" O L 9150 1725 50 F10 "Temp2_out[1..5]" I L 9150 1875 50 F11 "Temp1_out[1..5]" I L 9150 1800 50 F12 "CLK_in_P[1..25]" O L 9150 925 50 F13 "CLK_in_N[1..25]" O L 9150 1000 50 $EndSheet $EndSCHEMATC