Dejardin / LMB - Files

    Close Menu
    Help

    Files

    copied
    Download Files
    Last update 5 years 1 month by Dejardin
    Files
    sch
    Draft1.log
    I2C_sim.net.cir
    I2C_sim.net.log
    I2C_sim.net.op.raw
    I2C_sim.net.raw
    Input_stage.log
    Input_stage.net
    Input_stage.op.raw
    Input_stage.raw
    LMB-cache.lib
    LMB.bak
    LMB.kicad_pcb
    view raw
    LMB.kicad_pcb-bak
    LMB.lib
    LMB.net
    LMB.pro
    LMB.sch
    view raw
    LMB.sch-bak
    My_Kicad
    README.md
    Si5319_1.png
    Si5319_2.png
    Si5319_3.png
    Si5319_4.png
    Si5319_5.png
    Si5319_6.png
    Si5319_7.png
    Si5319_frequency_plan.png
    Si5319_reg_map.txt
    Si5324_1.png
    Si5324_2.png
    Si5324_3.png
    Si5324_5.png
    Si5324_6.png
    Si5324_7.png
    Si5324_8.png
    Si5324_reg_map.txt
    Si5324_results.png
    Si5334_4.png
    XC7K70T_676.pinout
    fp-info-cache
    place_footprints.log
    replicate_layout.log
    sym-lib-table
    trigger_laser.sch
    view raw
    trigger_laser.sch-bak
    		 
    Input_stage.net
    * gnetlist -v -g spice-sdb -o TIA_6629_6629_6654_BC550_30nH_single_supply.net TIA_6629_6629_6654_BC550_30nH_single_supply.sch
.include /data/datasheets/gEDA/spice_models/ada4927.cir
.include /data/datasheets/gEDA/spice_models/ADA4522.cir

* Power supplies
VP   Vcc1  0 DC 4.5V AC 0.1
VS   Vss1  0 DC -3V AC 0.1
VD   Vocm 0 DC 1.41V AC 0.1

*VE   Vped  0 DC 0.1V AC 0.1
Rlad1 Vcc1 Vped_in 59k
Rlad2 Vped_in Vss1 41k
X_Ped Vped_in Vped Vcc1 Vss1 Vped ADA4522

CdecP1 Vcc 0 100n
CdecP2 Vcc 0 10u
CdecS1 Vss 0 100n
CdecS2 Vss 0 10u

Rcc Vcc1 Vcc 0.01
Rss Vss1 Vss 0.01

* Signal source (I_APD_ref APD_K_ref 0 DC 0)
V_in Sig_in 0 DC 0 AC 0.1
+PWL 0. 0.0 1.e-9 .0 2.e-9 -800.m 3.e-9 -800m 10.e-9 0. 100.e-9 0.
*+PWL 0. 2.0 1.e-9 2.0 2.e-9 1.5 40.e-9 1.5 41.e-9 2.0 100.e-9 2.0

R_lin Sig_in Sig_inR 0.1
RT Sig_inR 0 57

* Differential buffer:
*Rdiff_polm Vped  Vin_diffP 0.1

X_Diff VfbM VfbP VinP VinM Vcc Vss VoutP VoutM Vocm ADA4927
RPed     Vped Vin_diffP 0.01
C_linP   0 Vin_diffP 0 100n
R1P       Vin_diffP VinP 301
R2P       VinP      VfbM  301
R2M       VinM      VfbP 301
R1M       Vin_diffM VinM  301
C_linM Sig_inR Vin_diffM 100n
*RPed     Vped Vin_diffM 0.01
*C_linP   Sig_inR Vin_diffP 0 100n
*R1P       Vin_diffP VinP 301
*R2P       VinP      VfbM  301
*R2M       VinM      VfbP 301
*R1M       Vin_diffM VinM  301
*C_linM 0 Vin_diffM 100n

RoutP1  VoutP      VoutP_R     5
CoutP    VoutP_R 0                  10p
RoutP2  VoutP_R  Vadc_P     5

RoutN1  VoutM      VoutM_R    5
CoutN    VoutM_R 0                  10p
RoutN2  VoutM_R  Vadc_N     5

Rdiff_ADC Vadc_P Vadc_N 200
Cdiff_ADC Vadc_P Vadc_N 1.75p

eout9 Vdiffout 0 Vadc_P Vadc_N 1
Rout9 Vdiffout 0 1k

.temp 18
.tran 100p 50n
*.ac oct 100 1000 2.5G
*.noise v(vdiffout) V_in oct 10 1e3 1e9 1

.end
    Report a bug