Gregory Davill / ButterStick - Files

    1 Branches
    Close Menu
    Help

    Files

    copied
    Download Files
    Last update 4 years 11 months
    FileshardwareButterStick_r0.1
    ..
    plot
    ButterStick-cache.lib
    ButterStick.csv
    ButterStick.kicad_pcb
    view raw
    ButterStick.pro
    ButterStick.sch
    view raw
    SYZYGY_PORT0.sch
    view raw
    SYZYGY_PORT1.sch
    view raw
    SYZYGY_PORT2.sch
    view raw
    SmartVIO.sch
    view raw
    SyzygyStandard.sch
    view raw
    fileEthernet.sch
    view raw
    fileFPGA.sch
    view raw
    fileHyperRAM.sch
    view raw
    fileIO.sch
    view raw
    filePower.sch
    view raw
    fileSDMMC.sch
    view raw
    fp-info-cache
    fp-lib-table
    sym-lib-table
    		 
    ButterStick.pro
    update=11/10/2018 1:31:12 PM
version=1
last_client=kicad
[general]
version=1
RootSch=
BoardNm=
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
[eeschema]
version=1
LibDir=
[eeschema/libraries]
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=plot/
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=Pcbnew
SpiceAjustPassiveValues=0
LabSize=50
ERC_TestSimilarLabels=1
    Report a bug