Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
Gregory Davill
/
ButterStick - Circuit
Create Account
or
Sign In
View history
1
Branches
Branch
master
Files
Discussions
Branches
Merge Requests
Close Menu
Help
Scroll
hardware/ButterStick_r0.2/SyzygyStandard.sch
Back to Files
Revision
ad623d25
Sheets
ButterStick.sch
fileEthernet.sch
fileFPGA.sch
fileHyperRAM.sch
fileIO.sch
filePower.sch
fileSDMMC.sch
SmartVIO.sch
SYZYGY_PORT0.sch
SYZYGY_PORT1.sch
SYZYGY_PORT2.sch
SyzygyStandard.sch
ButterStick.sch
fileEthernet.sch
fileFPGA.sch
fileHyperRAM.sch
fileIO.sch
filePower.sch
fileSDMMC.sch
PCBSpecs.sch
SmartVIO.sch
SYZYGY_PORT0.sch
SYZYGY_PORT1.sch
SYZYGY_PORT2.sch
SyzygyStandard.sch
TestPonts.sch
Anonymous
Write a message
Add Comment
Cancel
Failed loading SVG, please refresh the page.
Annotations
Annotate
Show resolved
There are no annotations yet
Report a bug