Files
-
hardware / ButterStick_r0.1 / ButterStick.kicad_pcb
-
hardware / ButterStick_r0.1 / ButterStick.sch
-
hardware / ButterStick_r0.1 / fileEthernet.sch
-
hardware / ButterStick_r0.1 / fileFPGA.sch
-
hardware / ButterStick_r0.1 / fileHyperRAM.sch
-
hardware / ButterStick_r0.1 / fileIO.sch
-
hardware / ButterStick_r0.1 / filePower.sch
-
hardware / ButterStick_r0.1 / fileSDMMC.sch
-
hardware / ButterStick_r0.1 / SmartVIO.sch
-
hardware / ButterStick_r0.1 / SYZYGY_PORT0.sch
-
hardware / ButterStick_r0.1 / SYZYGY_PORT1.sch
-
hardware / ButterStick_r0.1 / SYZYGY_PORT2.sch
-
hardware / ButterStick_r0.1 / SyzygyStandard.sch
-
hardware / ButterStick_r0.2 / ButterStick.kicad_pcb
-
hardware / ButterStick_r0.2 / ButterStick.sch
-
hardware / ButterStick_r0.2 / fileEthernet.sch
-
hardware / ButterStick_r0.2 / fileFPGA.sch
-
hardware / ButterStick_r0.2 / fileHyperRAM.sch
-
hardware / ButterStick_r0.2 / fileIO.sch
-
hardware / ButterStick_r0.2 / filePower.sch
-
hardware / ButterStick_r0.2 / fileSDMMC.sch
-
hardware / ButterStick_r0.2 / PCBSpecs.sch
-
hardware / ButterStick_r0.2 / SmartVIO.sch
-
hardware / ButterStick_r0.2 / SYZYGY_PORT0.sch
-
hardware / ButterStick_r0.2 / SYZYGY_PORT1.sch
-
hardware / ButterStick_r0.2 / SYZYGY_PORT2.sch
-
hardware / ButterStick_r0.2 / SyzygyStandard.sch
-
hardware / ButterStick_r0.2 / TestPonts.sch
Last update 5 years 7 months
by
Greg Davill
FilesgatewareGigE | |
---|---|
.. | |
eth | |
platform | |
test | |
ButterStick.py | |
DummyCamera.py | |
FlirTau2.py | |
UDPStreamer.py |
DummyCamera.pyfrom liteeth.common import * class DummyCamera(Module): def __init__(self): self.source = source = stream.Endpoint(eth_tty_description(8)) counter = Signal(8) lineCounter = Signal(max=1024) rowCounter = Signal(max=1024) active = Signal() active_ff = Signal() self.sync += [ lineCounter.eq(lineCounter + 1), If(lineCounter >= 900, lineCounter.eq(0), rowCounter.eq(rowCounter + 1), If(rowCounter >= 1000, rowCounter.eq(0) ) ), active.eq(0), If((lineCounter < 640) & (rowCounter < 512), active.eq(1), counter.eq(counter + 1) ), active_ff.eq(active) ] self.comb += [ source.valid.eq(active), source.data.eq(counter), source.last.eq(~active & active_ff) ]