Files
-
PCB / ACC / CIAA_ACC / BANK_0.sch
-
PCB / ACC / CIAA_ACC / BANK_112.sch
-
PCB / ACC / CIAA_ACC / BANK_500.sch
-
PCB / ACC / CIAA_ACC / BANK_501.sch
-
PCB / ACC / CIAA_ACC / BANK_502.sch
-
PCB / ACC / CIAA_ACC / BANKS_HP.sch
-
PCB / ACC / CIAA_ACC / BANKS_HR.sch
-
PCB / ACC / CIAA_ACC / ciaa_acc.kicad_pcb
-
PCB / ACC / CIAA_ACC / ciaa_acc.sch
-
PCB / ACC / CIAA_ACC / Digital_IO.sch
-
PCB / ACC / CIAA_ACC / Expansion.sch
-
PCB / ACC / CIAA_ACC / FMC-Power.sch
-
PCB / ACC / CIAA_ACC / FPGA-Power.sch
-
PCB / ACC / CIAA_ACC / OneBank.sch
-
PCB / ACC / CIAA_ACC / PMIC.sch
-
PCB / ACC / CIAA_ACC / Principal.sch
-
PCB / ACC / CIAA_ACC / RTC-HDMI.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / cpu.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / EDU_CIAA_K60.kicad_pcb
-
PCB / EDU-FSL / EDU_CIAA_K60 / EDU_CIAA_K60.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / fuente.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / gpio.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / JTAG.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / on_board_io.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / rsS485.sch
-
PCB / EDU-FSL / EDU_CIAA_K60 / usb_otg.sch
-
PCB / EDU-INTEL / cpu.sch
-
PCB / EDU-INTEL / edk.kicad_pcb
-
PCB / EDU-INTEL / edk.sch
-
PCB / EDU-INTEL / power.sch
-
PCB / EDU-INTEL / sd_card.sch
-
PCB / EDU-INTEL / usb.sch
-
PCB / EDU-NXP / cpu.sch
-
PCB / EDU-NXP / edu-ciaa-nxp.kicad_pcb
-
PCB / EDU-NXP / edu-ciaa-nxp.sch
-
PCB / EDU-NXP / fuente.sch
-
PCB / EDU-NXP / gpio.sch
-
PCB / EDU-NXP / ON_BOARD_IO.sch
-
PCB / EDU-NXP / rsS485_can.sch
-
PCB / EDU-NXP / usb.sch
-
PCB / EDU-XILINX / ProyectoKicad / Bank14.sch
-
PCB / EDU-XILINX / ProyectoKicad / Bank15.sch
-
PCB / EDU-XILINX / ProyectoKicad / Bank35.sch
-
PCB / EDU-XILINX / ProyectoKicad / EduCiaaX.sch
-
PCB / EDU-XILINX / ProyectoKicad / FPGAConfig.sch
-
PCB / EDU-XILINX / ProyectoKicad / FPGAPower.sch
-
PCB / EDU-XILINX / ProyectoKicad / Power.sch
-
PCB / EDU-XILINX / ProyectoKicad / Usb.sch
-
PCB / FSL-MINI / CIAA_FSL_MINI.kicad_pcb
-
PCB / FSL-MINI / CIAA_FSL_MINI.sch
-
PCB / FSL-MINI / cpu.sch
-
PCB / FSL-MINI / ethernet.sch
-
PCB / FSL-MINI / fuente.sch
-
PCB / FSL-MINI / IO.sch
-
PCB / FSL-MINI / memories.sch
-
PCB / FSL-MINI / usb_otg.sch
-
PCB / FSL / CIAA_K60 / analog.sch
-
PCB / FSL / CIAA_K60 / analog_out.sch
-
PCB / FSL / CIAA_K60 / CIAA_K60.kicad_pcb
-
PCB / FSL / CIAA_K60 / CIAA_K60.sch
-
PCB / FSL / CIAA_K60 / cpu.sch
-
PCB / FSL / CIAA_K60 / din.sch
-
PCB / FSL / CIAA_K60 / dout.sch
-
PCB / FSL / CIAA_K60 / ethernet.sch
-
PCB / FSL / CIAA_K60 / fuente.sch
-
PCB / FSL / CIAA_K60 / gpio.sch
-
PCB / FSL / CIAA_K60 / JTAG.sch
-
PCB / FSL / CIAA_K60 / memories.sch
-
PCB / FSL / CIAA_K60 / rsS485_rs232_can.sch
-
PCB / FSL / CIAA_K60 / usb_otg.sch
-
PCB / NXP / .kicad_pcb.kicad_pcb
-
PCB / NXP / analog.sch
-
PCB / NXP / analog_out.sch
-
PCB / NXP / ciaa-nxp.kicad_pcb
-
PCB / NXP / ciaa-nxp.sch
-
PCB / NXP / cpu.sch
-
PCB / NXP / din.sch
-
PCB / NXP / dout.sch
-
PCB / NXP / ethernet.sch
-
PCB / NXP / fuente.sch
-
PCB / NXP / gpio.sch
-
PCB / NXP / mem.sch
-
PCB / NXP / rsS485_rs232_can.sch
-
PCB / NXP / usb_otg.sch
-
PCB / PIC / analog.sch
-
PCB / PIC / analog_out.sch
-
PCB / PIC / ciaa-pic.kicad_pcb
-
PCB / PIC / ciaa-pic.sch
-
PCB / PIC / cpu.sch
-
PCB / PIC / din.sch
-
PCB / PIC / dout.sch
-
PCB / PIC / ethernet.sch
-
PCB / PIC / fuente.sch
-
PCB / PIC / gpio.sch
-
PCB / PIC / JTAG.sch
-
PCB / PIC / mem.sch
-
PCB / PIC / rsS485_rs232_can.sch
-
PCB / PIC / usb_otg.sch
-
PCB / pico / cpu.sch
-
PCB / pico / debugger.sch
-
PCB / pico / picociaa.kicad_pcb
-
PCB / pico / picociaa.sch
-
PCB / RX / hw / .kicad_pcb.kicad_pcb
-
PCB / RX / hw / analog.sch
-
PCB / RX / hw / analog_out.sch
-
PCB / RX / hw / ciaa-rx.kicad_pcb
-
PCB / RX / hw / ciaa-rx.sch
-
PCB / RX / hw / cpu.sch
-
PCB / RX / hw / din.sch
-
PCB / RX / hw / dout.sch
-
PCB / RX / hw / ethernet.sch
-
PCB / RX / hw / fuente.sch
-
PCB / RX / hw / gpio.sch
-
PCB / RX / hw / mem.sch
-
PCB / RX / hw / rsS485_rs232_can.sch
-
PCB / RX / hw / usb_otg.sch
-
PCB / Safety / BUS_ISA.sch
-
PCB / Safety / CAN.sch
-
PCB / Safety / CIAA_Safety_VTI_1.0.kicad_pcb
-
PCB / Safety / CIAA_Safety_VTI_1.0.sch
-
PCB / Safety / CPU.sch
-
PCB / Safety / ETHERNET.sch
-
PCB / Safety / MEM_FLASH_SPI.sch
-
PCB / Safety / RM48L952.sch
-
PCB / Safety / USB HOST - MEM SD.sch
-
PCB / Safety / USB OTG.sch
-
PCB / Safety / USB.sch
-
PCB / Z3R0 / ciaa-z3r0.kicad_pcb
-
PCB / Z3R0 / ciaa-z3r0.sch
Last update 5 years 7 months
by
Noelia Scotti
Pin_Header_Straight_1x20_Pitch2.54mm.kicad_mod(module Pin_Headers:Pin_Header_Straight_1x20_Pitch2.54mm (layer F.Cu) (tedit 59650532) (descr "Through hole straight pin header, 1x20, 2.54mm pitch, single row") (tags "Through hole pin header THT 1x20 2.54mm single row") (fp_text reference J5 (at 0 -2.33) (layer F.SilkS) (effects (font (size 0.7 0.7) (thickness 0.13))) ) (fp_text value Conn_01x20 (at 0 50.59) (layer F.Fab) (effects (font (size 0.7 0.7) (thickness 0.13))) ) (fp_text user %R (at 0 24.13 90) (layer F.Fab) (effects (font (size 1 1) (thickness 0.15))) ) (fp_line (start 1.8 -1.8) (end -1.8 -1.8) (layer F.CrtYd) (width 0.05)) (fp_line (start 1.8 50.05) (end 1.8 -1.8) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.8 50.05) (end 1.8 50.05) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.8 -1.8) (end -1.8 50.05) (layer F.CrtYd) (width 0.05)) (fp_line (start -1.33 -1.33) (end 0 -1.33) (layer F.SilkS) (width 0.12)) (fp_line (start -1.33 0) (end -1.33 -1.33) (layer F.SilkS) (width 0.12)) (fp_line (start -1.33 1.27) (end 1.33 1.27) (layer F.SilkS) (width 0.12)) (fp_line (start 1.33 1.27) (end 1.33 49.59) (layer F.SilkS) (width 0.12)) (fp_line (start -1.33 1.27) (end -1.33 49.59) (layer F.SilkS) (width 0.12)) (fp_line (start -1.33 49.59) (end 1.33 49.59) (layer F.SilkS) (width 0.12)) (fp_line (start -1.27 -0.635) (end -0.635 -1.27) (layer F.Fab) (width 0.1)) (fp_line (start -1.27 49.53) (end -1.27 -0.635) (layer F.Fab) (width 0.1)) (fp_line (start 1.27 49.53) (end -1.27 49.53) (layer F.Fab) (width 0.1)) (fp_line (start 1.27 -1.27) (end 1.27 49.53) (layer F.Fab) (width 0.1)) (fp_line (start -0.635 -1.27) (end 1.27 -1.27) (layer F.Fab) (width 0.1)) (pad 20 thru_hole oval (at 0 48.26) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 19 thru_hole oval (at 0 45.72) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 18 thru_hole oval (at 0 43.18) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 17 thru_hole oval (at 0 40.64) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 16 thru_hole oval (at 0 38.1) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 15 thru_hole oval (at 0 35.56) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 14 thru_hole oval (at 0 33.02) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 13 thru_hole oval (at 0 30.48) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 12 thru_hole oval (at 0 27.94) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 11 thru_hole oval (at 0 25.4) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 10 thru_hole oval (at 0 22.86) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 9 thru_hole oval (at 0 20.32) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 8 thru_hole oval (at 0 17.78) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 7 thru_hole oval (at 0 15.24) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 6 thru_hole oval (at 0 12.7) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 5 thru_hole oval (at 0 10.16) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 4 thru_hole oval (at 0 7.62) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 3 thru_hole oval (at 0 5.08) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 2 thru_hole oval (at 0 2.54) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) (pad 1 thru_hole rect (at 0 0) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)) )