test - Files | CADLAB.io

Files

Git URL

copied

Download Files

Last update 5 years 1 month

Search:

FilesPCBNXPfootprints
..
3D
BK-913-ND.mod
CAP_EMVA-KE0.mof.mod
DB)-K22X-E9P-NJ.mod
DO-214AB(SMC).kicad_mod
Dioden_SMD_RevA_06Sep2012.mod
FIDUCIAL.mod
L-SRN1060.mod
LQFP48.mod
MF-SM030.mod
MVA-KG5.mod
MicroUSB-ZX62AB&B-5PA.mod
NSI45020.mod
SI-52003-F.mod
SMT-LPOW-12d3x12d3.mod
SOD-123.mod
SOT-223.mod
SOT89.mod
SRN1060.mod
TO223.mod
amesser-capacitor.mod
amesser-ic.mod
amesser-packages.mod
diode-MiniMelf.mod
do214ab(smc).mod
fps009-2405-0.mod
g5v-2.mod
holes.mod
oaa_bga.mod
oaa_conn_db_dsub.mod
oaa_dip.mod
oaa_discret.mod
oaa_optical.mod
oaa_pga.mod
oaa_pinarray.mod
oaa_smd_discret.mod
oaa_smd_plcc.mod
oaa_smd_qfn.mod
oaa_smd_qfp.mod
oaa_smd_soic.mod
opendous.mod
ref-packages.mod
riaconnect.mod
roe-capacitor.mod
sod323.mod
sot23-diode.mod

SI-52003-F.modPCBNEW-LibModule-V1  22/08/2014 18:06:08
# encoding utf-8
Units mm
$INDEX
RJ45_SI-52003-F_PoE_ETH
$EndINDEX
$MODULE RJ45_SI-52003-F_PoE_ETH
Po 0 0 0 15 53F7B0B9 00000000 ~~
Li RJ45_SI-52003-F_PoE_ETH
Sc 0
AR 
Op 0 0 0
T0 0 -4.445 0.8128 0.8128 0 0.2032 N V 21 N "RJ45_SI-52003-F_PoE_ETH"
T1 0 -2.54 0.9144 0.8636 0 0.2032 N V 21 N "VAL**"
DS 8.89 -14.605 -8.89 -14.605 0.2032 21
DS 8.89 10.795 8.89 -14.605 0.2032 21
DS -8.89 10.795 -8.89 -14.605 0.2032 21
DS 8.89 10.795 -8.89 10.795 0.2032 21
$PAD
Sh "13" C 1.524 1.524 0 0 0
Dr 1.016 0 0
At STD N 00C0FFFF
Ne 0 ""
Po -3.175 -13.716
$EndPAD
$PAD
Sh "10" C 1.397 1.397 0 0 0
Dr 0.889 0 0
At STD N 00C0FFFF
Ne 0 ""
Po -5.715 -8.89
$EndPAD
$PAD
Sh "8" C 1.397 1.397 0 0 0
Dr 0.889 0 0
At STD N 00C0FFFF
Ne 0 ""
Po -3.175 -8.89
$EndPAD
$PAD
Sh "9" C 1.397 1.397 0 0 0
Dr 0.889 0 0
At STD N 00C0FFFF
Ne 0 ""
Po -4.445 -6.35
$EndPAD
$PAD
Sh "11" C 1.397 1.397 0 0 0
Dr 0.889 0 0
At STD N 00C0FFFF
Ne 0 ""
Po -4.445 -11.43
$EndPAD
$PAD
Sh "12" C 1.524 1.524 0 0 0
Dr 1.016 0 0
At STD N 00C0FFFF
Ne 0 ""
Po -5.715 -13.716
$EndPAD
$PAD
Sh "7" C 2.0828 2.0828 0 0 0
Dr 1.5748 0 0
At STD N 00C0FFFF
Ne 0 ""
Po 7.747 -3.048
$EndPAD
$PAD
Sh "17" C 3.81 3.81 0 0 0
Dr 3.2512 0 0
At STD N 00C0FFFF
Ne 0 ""
Po 5.715 0
$EndPAD
$PAD
Sh "1" C 1.397 1.397 0 0 0
Dr 0.889 0 0
At STD N 00C0FFFF
Ne 0 ""
Po 5.715 -6.35
$EndPAD
$PAD
Sh "16" C 3.81 3.81 0 0 0
Dr 3.2512 0 0
At STD N 00C0FFFF
Ne 0 ""
Po -5.715 0
$EndPAD
$PAD
Sh "6" C 2.0828 2.0828 0 0 0
Dr 1.5748 0 0
At STD N 00C0FFFF
Ne 0 ""
Po -7.747 -3.048
$EndPAD
$PAD
Sh "3" C 1.397 1.397 0 0 0
Dr 0.889 0 0
At STD N 00C0FFFF
Ne 0 ""
Po 3.175 -6.35
$EndPAD
$PAD
Sh "5" C 1.397 1.397 0 0 0
Dr 0.889 0 0
At STD N 00C0FFFF
Ne 0 ""
Po 0.635 -6.35
$EndPAD
$PAD
Sh "2" C 1.397 1.397 0 0 0
Dr 0.889 0 0
At STD N 00C0FFFF
Ne 0 ""
Po 4.445 -8.89
$EndPAD
$PAD
Sh "4" C 1.397 1.397 0 0 0
Dr 0.889 0 0
At STD N 00C0FFFF
Ne 0 ""
Po 1.905 -8.89
$EndPAD
$PAD
Sh "15" C 1.524 1.524 0 0 0
Dr 1.016 0 0
At STD N 00C0FFFF
Ne 0 ""
Po 5.461 -13.716
$EndPAD
$PAD
Sh "14" C 1.524 1.524 0 0 0
Dr 1.016 0 0
At STD N 00C0FFFF
Ne 0 ""
Po 2.921 -13.716
$EndPAD
$EndMODULE RJ45_SI-52003-F_PoE_ETH
$EndLIBRARY

schneider / test - Files

Files

PCB / ACC / CIAA_ACC / BANK_0.sch

PCB / ACC / CIAA_ACC / BANK_112.sch

PCB / ACC / CIAA_ACC / BANK_500.sch

PCB / ACC / CIAA_ACC / BANK_501.sch

PCB / ACC / CIAA_ACC / BANK_502.sch

PCB / ACC / CIAA_ACC / BANKS_HP.sch

PCB / ACC / CIAA_ACC / BANKS_HR.sch

PCB / ACC / CIAA_ACC / ciaa_acc.kicad_pcb

PCB / ACC / CIAA_ACC / ciaa_acc.sch

PCB / ACC / CIAA_ACC / Digital_IO.sch

PCB / ACC / CIAA_ACC / Expansion.sch

PCB / ACC / CIAA_ACC / FMC-Power.sch

PCB / ACC / CIAA_ACC / FPGA-Power.sch

PCB / ACC / CIAA_ACC / OneBank.sch

PCB / ACC / CIAA_ACC / PMIC.sch

PCB / ACC / CIAA_ACC / Principal.sch

PCB / ACC / CIAA_ACC / RTC-HDMI.sch

PCB / EDU-FSL / EDU_CIAA_K60 / cpu.sch

PCB / EDU-FSL / EDU_CIAA_K60 / EDU_CIAA_K60.kicad_pcb

PCB / EDU-FSL / EDU_CIAA_K60 / EDU_CIAA_K60.sch

PCB / EDU-FSL / EDU_CIAA_K60 / fuente.sch

PCB / EDU-FSL / EDU_CIAA_K60 / gpio.sch

PCB / EDU-FSL / EDU_CIAA_K60 / JTAG.sch

PCB / EDU-FSL / EDU_CIAA_K60 / on_board_io.sch

PCB / EDU-FSL / EDU_CIAA_K60 / rsS485.sch

PCB / EDU-FSL / EDU_CIAA_K60 / usb_otg.sch

PCB / EDU-INTEL / cpu.sch

PCB / EDU-INTEL / edk.kicad_pcb

PCB / EDU-INTEL / edk.sch

PCB / EDU-INTEL / power.sch

PCB / EDU-INTEL / sd_card.sch

PCB / EDU-INTEL / usb.sch

PCB / EDU-NXP / cpu.sch

PCB / EDU-NXP / edu-ciaa-nxp.kicad_pcb

PCB / EDU-NXP / edu-ciaa-nxp.sch

PCB / EDU-NXP / fuente.sch

PCB / EDU-NXP / gpio.sch

PCB / EDU-NXP / ON_BOARD_IO.sch

PCB / EDU-NXP / rsS485_can.sch

PCB / EDU-NXP / usb.sch

PCB / EDU-XILINX / ProyectoKicad / Bank14.sch

PCB / EDU-XILINX / ProyectoKicad / Bank15.sch

PCB / EDU-XILINX / ProyectoKicad / Bank35.sch

PCB / EDU-XILINX / ProyectoKicad / EduCiaaX.sch

PCB / EDU-XILINX / ProyectoKicad / FPGAConfig.sch

PCB / EDU-XILINX / ProyectoKicad / FPGAPower.sch

PCB / EDU-XILINX / ProyectoKicad / Power.sch

PCB / EDU-XILINX / ProyectoKicad / Usb.sch

PCB / FSL-MINI / CIAA_FSL_MINI.kicad_pcb

PCB / FSL-MINI / CIAA_FSL_MINI.sch

PCB / FSL-MINI / cpu.sch

PCB / FSL-MINI / ethernet.sch

PCB / FSL-MINI / fuente.sch

PCB / FSL-MINI / IO.sch

PCB / FSL-MINI / memories.sch

PCB / FSL-MINI / usb_otg.sch

PCB / FSL / CIAA_K60 / analog.sch

PCB / FSL / CIAA_K60 / analog_out.sch

PCB / FSL / CIAA_K60 / CIAA_K60.kicad_pcb

PCB / FSL / CIAA_K60 / CIAA_K60.sch

PCB / FSL / CIAA_K60 / cpu.sch

PCB / FSL / CIAA_K60 / din.sch

PCB / FSL / CIAA_K60 / dout.sch

PCB / FSL / CIAA_K60 / ethernet.sch

PCB / FSL / CIAA_K60 / fuente.sch

PCB / FSL / CIAA_K60 / gpio.sch

PCB / FSL / CIAA_K60 / JTAG.sch

PCB / FSL / CIAA_K60 / memories.sch

PCB / FSL / CIAA_K60 / rsS485_rs232_can.sch

PCB / FSL / CIAA_K60 / usb_otg.sch

PCB / NXP / .kicad_pcb.kicad_pcb

PCB / NXP / analog.sch

PCB / NXP / analog_out.sch

PCB / NXP / ciaa-nxp.kicad_pcb

PCB / NXP / ciaa-nxp.sch

PCB / NXP / cpu.sch

PCB / NXP / din.sch

PCB / NXP / dout.sch