test - Files | CADLAB.io

Files

Git URL

copied

Download Files

Last update 5 years 7 months by Noelia Scotti

Search:

FilesPCBACCCIAA_ACC
..
doc
footprints
lib
output_files
tools
.gitignore
BANKS_HP.sch	view raw
BANKS_HR.sch	view raw
BANK_0.sch	view raw
BANK_112.sch	view raw
BANK_500.sch	view raw
BANK_501.sch	view raw
BANK_502.sch	view raw
Digital_IO.sch	view raw
Expansion.sch	view raw
FMC-Power.sch	view raw
FPGA-Power.sch	view raw
OneBank.sch	view raw
PMIC.sch	view raw
Principal.sch	view raw
README.md
RTC-HDMI.sch	view raw
ciaa_acc.kicad_pcb	view raw
ciaa_acc.net
ciaa_acc.pro
ciaa_acc.sch	view raw
fp-lib-table
sym-lib-table

README.md
CIAA ACC HARDWARE

Here you will find KiCad design files, gerber files and some documentation for this board
developed by <![CDATA[]]>INTI Argentina<![CDATA[]]> - <![CDATA[]]>CMNB<![CDATA[]]> with the collaboration of <![CDATA[]]>ACSE<![CDATA[]]>, <![CDATA[]]>CADIEEL<![CDATA[]]> and <![CDATA[]]>Emtech S.A.<![CDATA[]]> as part of the <![CDATA[]]>CIAA project<![CDATA[]]>.
Also you can visit <![CDATA[]]>CIAA-ACC Wiki Page<![CDATA[]]>.

License

See the repo license and AUTHORS file.

schneider / test - Files

Files

PCB / ACC / CIAA_ACC / BANK_0.sch

PCB / ACC / CIAA_ACC / BANK_112.sch

PCB / ACC / CIAA_ACC / BANK_500.sch

PCB / ACC / CIAA_ACC / BANK_501.sch

PCB / ACC / CIAA_ACC / BANK_502.sch

PCB / ACC / CIAA_ACC / BANKS_HP.sch

PCB / ACC / CIAA_ACC / BANKS_HR.sch

PCB / ACC / CIAA_ACC / ciaa_acc.kicad_pcb

PCB / ACC / CIAA_ACC / ciaa_acc.sch

PCB / ACC / CIAA_ACC / Digital_IO.sch

PCB / ACC / CIAA_ACC / Expansion.sch

PCB / ACC / CIAA_ACC / FMC-Power.sch

PCB / ACC / CIAA_ACC / FPGA-Power.sch

PCB / ACC / CIAA_ACC / OneBank.sch

PCB / ACC / CIAA_ACC / PMIC.sch

PCB / ACC / CIAA_ACC / Principal.sch

PCB / ACC / CIAA_ACC / RTC-HDMI.sch

PCB / EDU-FSL / EDU_CIAA_K60 / cpu.sch

PCB / EDU-FSL / EDU_CIAA_K60 / EDU_CIAA_K60.kicad_pcb

PCB / EDU-FSL / EDU_CIAA_K60 / EDU_CIAA_K60.sch

PCB / EDU-FSL / EDU_CIAA_K60 / fuente.sch

PCB / EDU-FSL / EDU_CIAA_K60 / gpio.sch

PCB / EDU-FSL / EDU_CIAA_K60 / JTAG.sch

PCB / EDU-FSL / EDU_CIAA_K60 / on_board_io.sch

PCB / EDU-FSL / EDU_CIAA_K60 / rsS485.sch

PCB / EDU-FSL / EDU_CIAA_K60 / usb_otg.sch

PCB / EDU-INTEL / cpu.sch

PCB / EDU-INTEL / edk.kicad_pcb

PCB / EDU-INTEL / edk.sch

PCB / EDU-INTEL / power.sch

PCB / EDU-INTEL / sd_card.sch

PCB / EDU-INTEL / usb.sch

PCB / EDU-NXP / cpu.sch

PCB / EDU-NXP / edu-ciaa-nxp.kicad_pcb

PCB / EDU-NXP / edu-ciaa-nxp.sch

PCB / EDU-NXP / fuente.sch

PCB / EDU-NXP / gpio.sch

PCB / EDU-NXP / ON_BOARD_IO.sch

PCB / EDU-NXP / rsS485_can.sch

PCB / EDU-NXP / usb.sch

PCB / EDU-XILINX / ProyectoKicad / Bank14.sch

PCB / EDU-XILINX / ProyectoKicad / Bank15.sch

PCB / EDU-XILINX / ProyectoKicad / Bank35.sch

PCB / EDU-XILINX / ProyectoKicad / EduCiaaX.sch

PCB / EDU-XILINX / ProyectoKicad / FPGAConfig.sch

PCB / EDU-XILINX / ProyectoKicad / FPGAPower.sch

PCB / EDU-XILINX / ProyectoKicad / Power.sch

PCB / EDU-XILINX / ProyectoKicad / Usb.sch

PCB / FSL-MINI / CIAA_FSL_MINI.kicad_pcb

PCB / FSL-MINI / CIAA_FSL_MINI.sch

PCB / FSL-MINI / cpu.sch

PCB / FSL-MINI / ethernet.sch

PCB / FSL-MINI / fuente.sch

PCB / FSL-MINI / IO.sch

PCB / FSL-MINI / memories.sch

PCB / FSL-MINI / usb_otg.sch

PCB / FSL / CIAA_K60 / analog.sch

PCB / FSL / CIAA_K60 / analog_out.sch

PCB / FSL / CIAA_K60 / CIAA_K60.kicad_pcb

PCB / FSL / CIAA_K60 / CIAA_K60.sch

PCB / FSL / CIAA_K60 / cpu.sch

PCB / FSL / CIAA_K60 / din.sch

PCB / FSL / CIAA_K60 / dout.sch

PCB / FSL / CIAA_K60 / ethernet.sch

PCB / FSL / CIAA_K60 / fuente.sch

PCB / FSL / CIAA_K60 / gpio.sch

PCB / FSL / CIAA_K60 / JTAG.sch

PCB / FSL / CIAA_K60 / memories.sch

PCB / FSL / CIAA_K60 / rsS485_rs232_can.sch

PCB / FSL / CIAA_K60 / usb_otg.sch

PCB / NXP / .kicad_pcb.kicad_pcb

PCB / NXP / analog.sch

PCB / NXP / analog_out.sch

PCB / NXP / ciaa-nxp.kicad_pcb

PCB / NXP / ciaa-nxp.sch

PCB / NXP / cpu.sch

PCB / NXP / din.sch

PCB / NXP / dout.sch