Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
Litan Virgil
/ Vfd-clock - Files
Create Account
or
Sign In
1
Branches
Branch
master
Files
Discussions
Branches
Merge Requests
Close Menu
Help
Scroll
scanning commit ...
Files
Git URL
HTTPS
SSH
copied
Download Files
Please add a public SSH key to your
profile
to be able to clone the repository via the SSH protocol.
Previews are disabled for this project as it contains too many files. Please click on the files to view them.
Failed loading SVG, please refresh the page.
/
final.brd
Failed loading SVG, please refresh the page.
/
final.sch
Last update
6 years 4 months
by
Litan Virgil
Search:
Files
gerber
NCP1117ST50T3G.lbr
TODO.txt
eagle.epf
final.b#1
final.b#2
final.b#3
final.b#4
final.b#5
final.b#6
final.b#7
final.b#8
final.b#9
final.brd
view raw
final.pdf
final.s#1
final.s#2
final.s#3
final.s#4
final.s#5
final.s#6
final.s#7
final.s#8
final.s#9
final.sch
view raw
gerber.zip
Report a bug