Files
-
Altium / SAM_V71_Xplained_Ultra_rev8_cad_source / SAMV71_Xplained_Ultra.PcbDoc
-
Altium / SAM_V71_Xplained_Ultra_rev8_cad_source / SAMV71_Xplained_Ultra_Audio.SchDoc
-
Altium / SAM_V71_Xplained_Ultra_rev8_cad_source / SAMV71_Xplained_Ultra_CAN.SchDoc
-
Altium / SAM_V71_Xplained_Ultra_rev8_cad_source / SAMV71_Xplained_Ultra_Connectors.SchDoc
-
Altium / SAM_V71_Xplained_Ultra_rev8_cad_source / SAMV71_Xplained_Ultra_EDBG.SchDoc
-
Altium / SAM_V71_Xplained_Ultra_rev8_cad_source / SAMV71_Xplained_Ultra_Ethernet.SchDoc
-
Altium / SAM_V71_Xplained_Ultra_rev8_cad_source / SAMV71_Xplained_Ultra_MCU_Peripherals.SchDoc
-
Altium / SAM_V71_Xplained_Ultra_rev8_cad_source / SAMV71_Xplained_Ultra_Memory.SchDoc
-
Altium / SAM_V71_Xplained_Ultra_rev8_cad_source / SAMV71_Xplained_Ultra_Power_Converter.SchDoc
-
Altium / SAM_V71_Xplained_Ultra_rev8_cad_source / SAMV71_Xplained_Ultra_Power_Multiplexer.SchDoc
-
Altium / SAM_V71_Xplained_Ultra_rev8_cad_source / SAMV71_Xplained_Ultra_Power_Supply.SchDoc
-
Altium / SAM_V71_Xplained_Ultra_rev8_cad_source / SAMV71_Xplained_Ultra_Shield_Connectors.SchDoc
-
Altium / SAM_V71_Xplained_Ultra_rev8_cad_source / SAMV71_Xplained_Ultra_Target_MCU.SchDoc
-
Altium / SAM_V71_Xplained_Ultra_rev8_cad_source / SAMV71_Xplained_Ultra_TopLevel.SchDoc
-
KiCad / ColdfireXilinxDevBoard / ColdfireXilinxDevBoard.kicad_pcb
-
KiCad / ColdfireXilinxDevBoard / ColdfireXilinxDevBoard.kicad_sch
-
KiCad / ColdfireXilinxDevBoard / in_out_conn.kicad_sch
-
KiCad / ColdfireXilinxDevBoard / xilinx.kicad_sch
Last update 4 months 2 weeks
by
Will Hegarty
ColdfireXilinxDevBoard.kicad_prl{ "board": { "active_layer": 0, "active_layer_preset": "", "auto_track_width": true, "hidden_netclasses": [], "hidden_nets": [], "high_contrast_mode": 0, "net_color_mode": 1, "opacity": { "images": 0.6, "pads": 1.0, "tracks": 1.0, "vias": 1.0, "zones": 0.6 }, "selection_filter": { "dimensions": true, "footprints": true, "graphics": true, "keepouts": true, "lockedItems": false, "otherItems": true, "pads": true, "text": true, "tracks": true, "vias": true, "zones": true }, "visible_items": [ 0, 1, 2, 3, 4, 5, 8, 9, 10, 11, 13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 32, 33, 34, 35, 36, 39, 40 ], "visible_layers": "fffffff_ffffffff", "zone_display_mode": 0 }, "git": { "repo_password": "", "repo_type": "", "repo_username": "", "ssh_key": "" }, "meta": { "filename": "ColdfireXilinxDevBoard.kicad_prl", "version": 3 }, "project": { "files": [] } }