Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
Olivier Chatelain
/
FreeSoc2 - History
Create Account
or
Sign In
2
Branches
Branch
V12
master
Files
Discussions
Branches
Close Menu
Help
Scroll
From
*
To
*
Show conflicting changes
Compare
created panel v11 includes gerbers for verification
by
Robert-Hunke
10 years 2 weeks
Changes
Files
10a2f115
deleted old panel with missing ground
by
Robert-Hunke
10 years 2 weeks
Changes
Files
2de8e540
Merge branch 'master' of https://github.com/sparkfun/FreeSoc2 merges in panel.
by
Mike Hord
10 years 2 weeks
Changes
Files
f74a48d0
Rev to 11 to fix rev #, layers issue
by
Mike Hord
10 years 2 weeks
Changes
Files
482a5e78
created massive panel v10
by
Robert-Hunke
10 years 1 month
Changes
Files
be6404a2
Add prod_id info to some parts
by
Mike Hord
10 years 1 month
Changes
Files
8b8b97bc
Fixed silk/part value for target IC
by
Mike Hord
10 years 1 month
Changes
Files
f4e1b229
Revisions from QC check
by
Mike Hord
10 years 1 month
Changes
Files
110268c1
Fixed a few small errors from staggered headers.
by
Mike Hord
10 years 1 month
Changes
Files
41d42561
Add UART/I2C bridge, lock headers, IC names
by
Mike Hord
10 years 1 month
Changes
Files
e605d03a
‹‹
2 of 100
››
Report a bug