Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
Olivier Chatelain
/
FreeSoc2 - History
Create Account
or
Sign In
2
Branches
Branch
V12
master
Files
Discussions
Branches
Close Menu
Help
Scroll
From
*
To
*
Show conflicting changes
Compare
Fix USB port anchoring to isolate shield from ground
by
Mike Hord
9 years 2 weeks
Changes
Files
6b0da1c6
Schematic fixes from QC feedback
by
Mike Hord
9 years 1 month
Changes
Files
d0b25275
Add small series resistor on regulator bypass caps
by
Mike Hord
9 years 2 months
Changes
Files
abdae717
Advance v# on pgs 2 and 3
by
Mike Hord
9 years 2 months
Changes
Files
8becc8f3
Chg to V13, fix traces over vias
by
Mike Hord
9 years 3 months
Changes
Files
f81844fe
Enthickened lines on logos for better rendering
by
Mike Hord
9 years 4 months
Changes
Files
0e52c9a2
Last of changes before protos
by
Mike Hord
9 years 5 months
Changes
Files
4e442224
Changes from user feedback and experience
by
Mike Hord
9 years 5 months
Changes
Files
6ca39f45
Revisions from first production run
by
Mike Hord
9 years 6 months
Changes
Files
cc798959
Rev to include changes from production
by
Mike Hord
9 years 7 months
Changes
Files
c1ec9979
1 of 100
››
Report a bug