Prepare for fabrication and assembly in PCBWay
by A zisi 1 year 1 month
Prepare for fabrication and assembly in PCBWay

Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
Add more convinient test pads for RX clock LVDS
by A zisi 1 year 2 months
Add more convinient test pads for RX clock LVDS

Fixes #74

Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
Expose TRX control pins to FPGA
by A zisi 1 year 2 months
Expose TRX control pins to FPGA

Fixes #94

Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
Route FPGA pins to PQ9ish header
by A zisi 1 year 2 months
Route FPGA pins to PQ9ish header

Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
Add load switch in PCB
by A zisi 1 year 2 months
Add load switch in PCB

Fixes #78

Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
Migrate to KiCAD 8
by A zisi 1 year 2 months
Migrate to KiCAD 8

Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
Add dimensions for B2B connector
by A zisi 1 year 7 months
Add dimensions for B2B connector

Fixes #103

Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
Include in JTAG connector the debug pins
by A zisi 1 year 7 months
Include in JTAG connector the debug pins

Fixes #72

Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
Change the NOR memory to one with smaller package
by A zisi 1 year 8 months
Change the NOR memory to one with smaller package

Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
Route RX_IRQ to board to board connector
by A zisi 1 year 8 months
Route RX_IRQ to board to board connector

Fixes #70 and #75

Signed-off-by: Agis Zisimatos <agzisim@gmail.com>
Report a bug