Files
-
hardware / 1v0 / PCB / LimeSDR_Mini_1v0_Rounded.PcbDoc
-
hardware / 1v0 / PCB / LimeSDR_Mini_1v0_Rounded_panel.PcbDoc
-
hardware / 1v0 / Schematics / 01_BlockDiagram.SchDoc
-
hardware / 1v0 / Schematics / 02_PowerDiagram.SchDoc
-
hardware / 1v0 / Schematics / 03_ClockDiagram.SchDoc
-
hardware / 1v0 / Schematics / 04_LMS7002M_Misc.SchDoc
-
hardware / 1v0 / Schematics / 05_LMS7002M_RF.SchDoc
-
hardware / 1v0 / Schematics / 06_LMS7002M_Power.SchDoc
-
hardware / 1v0 / Schematics / 07_FPGA.SchDoc
-
hardware / 1v0 / Schematics / 08_USB3_0_device.SchDoc
-
hardware / 1v0 / Schematics / 09_Misc.SchDoc
-
hardware / 1v1 / PCB / LimeSDR_Mini_1v1_Rounded.PcbDoc
-
hardware / 1v1 / PCB / LimeSDR_Mini_1v1_Rounded_panel.PcbDoc
-
hardware / 1v1 / PCB / LimeSDR_Mini_1v1_Rounded_soldermask.PcbDoc
-
hardware / 1v1 / Schematics / 01_BlockDiagram.SchDoc
-
hardware / 1v1 / Schematics / 02_PowerDiagram.SchDoc
-
hardware / 1v1 / Schematics / 03_ClockDiagram.SchDoc
-
hardware / 1v1 / Schematics / 04_LMS7002M_Misc.SchDoc
-
hardware / 1v1 / Schematics / 05_LMS7002M_RF.SchDoc
-
hardware / 1v1 / Schematics / 06_LMS7002M_Power.SchDoc
-
hardware / 1v1 / Schematics / 07_FPGA.SchDoc
-
hardware / 1v1 / Schematics / 08_USB3_0_device.SchDoc
-
hardware / 1v1 / Schematics / 09_Misc.SchDoc
-
hardware / 1v2 / PCB / LimeSDR_Mini_1v2_Rounded.PcbDoc
-
hardware / 1v2 / PCB / LimeSDR_Mini_1v2_Rounded_panel.PcbDoc
-
hardware / 1v2 / Schematics / 01_BlockDiagram.SchDoc
-
hardware / 1v2 / Schematics / 02_PowerDiagram.SchDoc
-
hardware / 1v2 / Schematics / 03_ClockDiagram.SchDoc
-
hardware / 1v2 / Schematics / 04_LMS7002M_Misc.SchDoc
-
hardware / 1v2 / Schematics / 05_LMS7002M_RF.SchDoc
-
hardware / 1v2 / Schematics / 06_LMS7002M_Power.SchDoc
-
hardware / 1v2 / Schematics / 07_FPGA.SchDoc
-
hardware / 1v2 / Schematics / 08_USB3_0_device.SchDoc
-
hardware / 1v2 / Schematics / 09_Misc.SchDoc
-
hardware / 1v3 / PCB / LimeSDR_Mini_1v3_Rounded.PcbDoc
-
hardware / 1v3 / PCB / LimeSDR_Mini_1v3_Rounded_old.PcbDoc
-
hardware / 1v3 / PCB / LimeSDR_Mini_1v3_Rounded_panel.PcbDoc
-
hardware / 1v3 / Schematics / 01_BlockDiagram.SchDoc
-
hardware / 1v3 / Schematics / 02_PowerDiagram.SchDoc
-
hardware / 1v3 / Schematics / 03_ClockDiagram.SchDoc
-
hardware / 1v3 / Schematics / 04_LMS7002M_Misc.SchDoc
-
hardware / 1v3 / Schematics / 05_LMS7002M_RF.SchDoc
-
hardware / 1v3 / Schematics / 06_LMS7002M_Power.SchDoc
-
hardware / 1v3 / Schematics / 07_FPGA.SchDoc
-
hardware / 1v3 / Schematics / 08_USB3_0_device.SchDoc
-
hardware / 1v3 / Schematics / 09_Misc.SchDoc
Last update 1 year 7 months
by
usama.bashir.cowlar@gmail.com
07_ExportBOM.OutJob[OutputJobFile] Version=1.0 Caption= Description= VaultGUID= ItemGUID= ItemHRID= RevisionGUID= RevisionId= VaultHRID= AutoItemHRID= NextRevId= FolderGUID= LifeCycleDefinitionGUID= RevisionNamingSchemeGUID= [OutputGroup1] Name= Description= TargetOutputMedium=Folder Structure VariantName=[No Variations] VariantScope=1 CurrentConfigurationName= TargetPrinter=Adobe PDF PrinterOptions=Record=PrinterOptions|Copies=1|Duplex=1|TrueTypeOptions=3|Collate=1|PrintJobKind=1|PrintWhat=1 OutputMedium1=Print Job OutputMedium1_Type=Printer OutputMedium1_Printer= OutputMedium1_PrinterOptions=Record=PrinterOptions|Copies=1|Duplex=1|TrueTypeOptions=3|Collate=1|PrintJobKind=1|PrintWhat=1 OutputMedium2=PDF OutputMedium2_Type=Publish OutputMedium3=Folder Structure OutputMedium3_Type=GeneratedFiles OutputMedium4=Video OutputMedium4_Type=Multimedia OutputType1=BOM_PartType OutputName1=Bill of Materials OutputCategory1=Report OutputDocumentPath1= OutputVariantName1= OutputEnabled1=1 OutputEnabled1_OutputMedium1=0 OutputEnabled1_OutputMedium2=0 OutputEnabled1_OutputMedium3=1 OutputEnabled1_OutputMedium4=0 OutputDefault1=0 PageOptions1=Record=PageOptions|CenterHorizontal=True|CenterVertical=True|PrintScale=1.00|XCorrection=1.00|YCorrection=1.00|PrintKind=0|BorderSize=5000000|LeftOffset=0|BottomOffset=0|Orientation=2|PaperLength=1000|PaperWidth=1000|Scale=100|PaperSource=7|PrintQuality=-3|MediaType=1|DitherType=10|PrintScaleMode=1|PaperKind=A4|PaperIndex=9 Configuration1_Name1=ColumnNameFormat Configuration1_Item1=CaptionAsName Configuration1_Name2=Filter Configuration1_Item2=545046300E5446696C74657257726170706572000D46696C7465722E416374697665090F46696C7465722E43726974657269610A04000000000000000000 Configuration1_Name3=General Configuration1_Item3=OpenExported=False|AddToProject=False|ForceFit=False|NotFitted=False|Database=False|DatabasePriority=False|IncludePCBData=False|IncludeVaultData=False|IncludeAlternatives=False|ShowExportOptions=True|TemplateFilename=OutputJobs\BOM_Lime.xlt|BatchMode=5|FormWidth=950|FormHeight=661|SupplierProdQty=1|SupplierAutoQty=False|SupplierUseCachedPricing=False|SupplierCurrency=<none> Configuration1_Name4=GroupOrder Configuration1_Item4=Comment=True|Footprint=True Configuration1_Name5=SortOrder Configuration1_Item5=Designator=Up|Comment=Up|Footprint=Up Configuration1_Name6=VisibleOrder Configuration1_Item6=Assembly Info=100|Comment=100|Description=100|Designator=100|Footprint=100|Quantity=100|Manufacturer Part Number=100|PartType=100|Manufacturer Part Number 1=100|Supplier 1=100|Supplier Part Number 1=100|Manufacturer=100|Part Description=100 [PublishSettings] OutputFilePath2= ReleaseManaged2=1 OutputBasePath2=Project Outputs for LimeSDR_Mini_1v0 OutputPathMedia2= OutputPathMediaValue2= OutputPathOutputer2=[Output Type] OutputPathOutputerPrefix2= OutputPathOutputerValue2= OutputFileName2=ExportBOM.PDF OutputFileNameMulti2= UseOutputNameForMulti2=1 OutputFileNameSpecial2= OpenOutput2=1 PromptOverwrite2=1 PublishMethod2=0 ZoomLevel2=50 FitSCHPrintSizeToDoc2=1 FitPCBPrintSizeToDoc2=1 GenerateNetsInfo2=1 MarkPins2=1 MarkNetLabels2=1 MarkPortsId2=1 GenerateTOC2=1 ShowComponentParameters2=1 GlobalBookmarks2=0 OutputFilePath3=E:\Saniok\Lime Micro\Lime PCBs\LimeSDR_Mini_1v0\Altium Designer design files\Project Outputs for LimeSDR_Mini_1v0\ ReleaseManaged3=1 OutputBasePath3=Project Outputs for LimeSDR_Mini_1v0 OutputPathMedia3= OutputPathMediaValue3= OutputPathOutputer3=[Output Type] OutputPathOutputerPrefix3= OutputPathOutputerValue3= OutputFileName3= OutputFileNameMulti3=LimeSDR_Mini_1v0_BOMr0 UseOutputNameForMulti3=0 OutputFileNameSpecial3= OpenOutput3=1 OutputFilePath4= ReleaseManaged4=1 OutputBasePath4=Project Outputs for LimeSDR_Mini_1v0 OutputPathMedia4= OutputPathMediaValue4= OutputPathOutputer4=[Output Type] OutputPathOutputerPrefix4= OutputPathOutputerValue4= OutputFileName4= OutputFileNameMulti4= UseOutputNameForMulti4=1 OutputFileNameSpecial4= OpenOutput4=1 PromptOverwrite4=1 PublishMethod4=5 ZoomLevel4=50 FitSCHPrintSizeToDoc4=1 FitPCBPrintSizeToDoc4=1 GenerateNetsInfo4=1 MarkPins4=1 MarkNetLabels4=1 MarkPortsId4=1 MediaFormat4=Windows Media file (*.wmv,*.wma,*.asf) FixedDimensions4=1 Width4=352 Height4=288 MultiFile4=0 FramesPerSecond4=25 FramesPerSecondDenom4=1 AviPixelFormat4=7 AviCompression4=MP42 MS-MPEG4 V2 AviQuality4=100 FFmpegVideoCodecId4=13 FFmpegPixelFormat4=0 FFmpegQuality4=80 WmvVideoCodecName4=Windows Media Video V7 WmvQuality4=80 [GeneratedFilesSettings] RelativeOutputPath2= OpenOutputs2=1 RelativeOutputPath3=E:\Saniok\Lime Micro\Lime PCBs\LimeSDR_Mini_1v0\Altium Designer design files\Project Outputs for LimeSDR_Mini_1v0\ OpenOutputs3=1 AddToProject3=1 TimestampFolder3=0 UseOutputName3=0 OpenODBOutput3=0 OpenGerberOutput3=0 OpenNCDrillOutput3=0 OpenIPCOutput3=0 EnableReload3=0 RelativeOutputPath4= OpenOutputs4=1