Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
Giulio
/
ceda-schematics - History
Create Account
or
Sign In
5
Branches
Branch
bank0
giuliof/wip
main
v7.0
video
Files
Discussions
Branches
Close Menu
Help
Scroll
From
*
To
*
Show conflicting changes
Compare
Found WR signal and fixed RD
by
giuliof
2 years 4 days
Changes
Files
4b96a2f5
Found aux ram CS too. A great discover...
by
giuliof
2 years 6 days
Changes
Files
e2284fc5
Found both ROM CE and OE
by
giuliof
2 years 6 days
Changes
Files
4c8bed0f
Small notes
by
giuliof
2 years 1 week
Changes
Files
3f40f9b2
Fixed addr order in mem mux, busack on z80 buffers
by
giuliof
2 years 1 week
Changes
Files
562673fc
Added memory management sheet with ROM/RAM addressing mux
by
giuliof
2 years 1 week
Changes
Files
187ed8cf
Note in pixel shift register
by
giuliof
2 years 1 week
Changes
Files
71e8fd68
Fixed address connection from Z80 to buffers
by
giuliof
2 years 1 week
Changes
Files
2634d7a8
Upgraded to kicad 7
by
giuliof
2 years 1 week
Changes
Files
4b1f0ec2
Video memory bus and connections to Z80
by
giuliof
2 years 3 weeks
Changes
Files
85ed74cb
‹‹
2 of 100
››
Report a bug