Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
Giulio
/
ceda-schematics - History
Create Account
or
Sign In
Files
Branches
Tags
Releases
Discussions
Close Menu
Help
Scroll
Typo fixes
by
giuliof
1 year 11 months
Changes
Files
13bc9f66
Serial: wire renaming
by
giuliof
1 year 11 months
Changes
Files
70f7a126
DRAM: wire renaming
by
giuliof
1 year 11 months
Changes
Files
9f92b2ee
MainMemoryManagement: wire renaming
by
giuliof
1 year 11 months
Changes
Files
13abb527
IO space: wire renaming
by
giuliof
1 year 11 months
Changes
Files
61d4ebac
serial: wire renaming
by
giuliof
1 year 11 months
Changes
Files
509b19c9
video gen and memory: wire renaming, but something...
by
giuliof
1 year 11 months
video gen and memory: wire renaming, but something is still missing
Changes
Files
111936d6
GPIO: wire renaming
by
giuliof
1 year 11 months
Changes
Files
2d1f9325
Z80 and reset/clock: wire naming
by
giuliof
1 year 11 months
Changes
Files
720f92bf
Moved clock circuit in the clock/reset sheet
by
giuliof
1 year 11 months
Changes
Files
1545ff6f
‹‹
2 of 100
››
Report a bug