Files

copied
Last update 2 years 16 hours by Marshal Stewart
Files
Gerbers
Library 1.pretty
Teensy Board Files
Teensy Board Skematic updated-backups
updated Gerbers
.gitignore
Gerbers.zip
README.md
Reverse Batt.PNG
Skematic For Teensy.pdf
Teensy 4.1 (With Headers).step
Teensy Board Skematic RevBatt-cache.lib
Teensy Board Skematic RevBatt.pro
Teensy Board Skematic RevBatt.sch
Teensy Board Skematic updated-cache.lib
Teensy Board Skematic updated.kicad_pcb
Teensy Board Skematic updated.kicad_prl
Teensy Board Skematic updated.kicad_pro
Teensy Board Skematic updated.kicad_sch
Teensy Board Skematic updated.pro
Teensy Board Skematic updated.sch
Teensy Board Skematic updated.step
Teensy Board Skematic-cache updated.lib
Teensy Board Skematic.pro
Teensy Board Skematic.step
Teensy Dimensions.pdf
Teensy Gerbers.zip
Teensy.dcm
Teensy.lib
fp-info-cache
fp-lib-table
noname.kicad_RevBattpcb.kicad_pcb
noname.kicad_RevBattpcb.pro
sym-lib-table
Teensy Board Skematic updated.kicad_pro
{ "board": { "design_settings": { "defaults": { "board_outline_line_width": 0.05, "copper_line_width": 0.2, "copper_text_italic": false, "copper_text_size_h": 1.5, "copper_text_size_v": 1.5, "copper_text_thickness": 0.3, "copper_text_upright": true, "courtyard_line_width": 0.05, "other_line_width": 0.15, "other_text_italic": false, "other_text_size_h": 1.0, "other_text_size_v": 1.0, "other_text_thickness": 0.15, "other_text_upright": true, "silk_line_width": 0.12, "silk_text_italic": false, "silk_text_size_h": 1.0, "silk_text_size_v": 1.0, "silk_text_thickness": 0.15, "silk_text_upright": true }, "diff_pair_dimensions": [ { "gap": 0.25, "via_gap": 0.25, "width": 0.2 } ], "drc_exclusions": [], "rule_severitieslegacy_courtyards_overlap": true, "rule_severitieslegacy_no_courtyard_defined": false, "rules": { "allow_blind_buried_vias": false, "allow_microvias": false, "min_hole_to_hole": 0.25, "min_microvia_diameter": 0.2, "min_microvia_drill": 0.09999999999999999, "min_through_hole_diameter": 0.254, "min_track_width": 0.1524, "min_via_diameter": 0.508, "solder_mask_clearance": 0.0, "solder_mask_min_width": 0.0, "solder_paste_clearance": 0.0, "solder_paste_margin_ratio": -0.0 }, "track_widths": [ 0.1778, 0.1524, 0.1778, 0.2032, 0.2286, 0.254, 0.2794, 0.3048, 0.381, 0.508, 0.635, 0.889, 1.27, 1.905 ], "via_dimensions": [ { "diameter": 0.508, "drill": 0.254 } ] }, "layer_presets": [] }, "boards": [], "cvpcb": { "equivalence_files": [] }, "erc": { "erc_exclusions": [], "meta": { "version": 0 }, "pin_map": [ [ 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 2 ], [ 0, 2, 0, 1, 0, 0, 1, 0, 2, 2, 2, 2 ], [ 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 1, 2 ], [ 0, 1, 0, 0, 0, 0, 1, 1, 2, 1, 1, 2 ], [ 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 2 ], [ 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2 ], [ 1, 1, 1, 1, 1, 0, 1, 1, 1, 1, 1, 2 ], [ 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 2 ], [ 0, 2, 1, 2, 0, 0, 1, 0, 2, 2, 2, 2 ], [ 0, 2, 0, 1, 0, 0, 1, 0, 2, 0, 0, 2 ], [ 0, 2, 1, 1, 0, 0, 1, 0, 2, 0, 0, 2 ], [ 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2 ] ], "rule_severities": { "bus_definition_conflict": "error", "bus_entry_needed": "error", "bus_label_syntax": "error", "bus_to_bus_conflict": "error", "bus_to_net_conflict": "error", "different_unit_footprint": "error", "different_unit_net": "error", "duplicate_reference": "error", "duplicate_sheet_names": "error", "extra_units": "error", "global_label_dangling": "warning", "hier_label_mismatch": "error", "label_dangling": "error", "lib_symbol_issues": "warning", "multiple_net_names": "warning", "net_not_bus_member": "warning", "no_connect_connected": "warning", "no_connect_dangling": "warning", "pin_not_connected": "error", "pin_not_driven": "error", "pin_to_pin": "warning", "power_pin_not_driven": "error", "similar_labels": "warning", "unannotated": "error", "unit_value_mismatch": "error", "unresolved_variable": "error", "wire_dangling": "error" } }, "libraries": { "pinned_footprint_libs": [], "pinned_symbol_libs": [] }, "meta": { "filename": "Teensy Board Skematic updated.kicad_pro", "version": 1 }, "net_settings": { "classes": [ { "bus_width": 12.0, "clearance": 0.2, "diff_pair_gap": 0.25, "diff_pair_via_gap": 0.25, "diff_pair_width": 0.2, "line_style": 0, "microvia_diameter": 0.3, "microvia_drill": 0.1, "name": "Default", "pcb_color": "rgba(0, 0, 0, 0.000)", "schematic_color": "rgba(0, 0, 0, 0.000)", "track_width": 0.25, "via_diameter": 0.8, "via_drill": 0.4, "wire_width": 6.0 } ], "meta": { "version": 2 }, "net_colors": null }, "pcbnew": { "last_paths": { "gencad": "", "idf": "", "netlist": "Teensy Board Skematic RevBatt and CAN and 3V.net", "specctra_dsn": "", "step": "", "vrml": "" }, "page_layout_descr_file": "" }, "schematic": { "annotate_start_num": 0, "drawing": { "default_line_thickness": 6.0, "default_text_size": 50.0, "field_names": [], "intersheets_ref_own_page": false, "intersheets_ref_prefix": "", "intersheets_ref_short": false, "intersheets_ref_show": false, "intersheets_ref_suffix": "", "junction_size_choice": 3, "label_size_ratio": 0.25, "pin_symbol_size": 0.0, "text_offset_ratio": 0.08 }, "legacy_lib_dir": "", "legacy_lib_list": [], "meta": { "version": 1 }, "net_format_name": "", "ngspice": { "fix_include_paths": true, "fix_passive_vals": false, "meta": { "version": 0 }, "model_mode": 0, "workbook_filename": "" }, "page_layout_descr_file": "", "plot_directory": "", "spice_adjust_passive_values": false, "spice_external_command": "spice \"%I\"", "subpart_first_id": 65, "subpart_id_separator": 0 }, "sheets": [ [ "e8c50f1b-c316-4110-9cce-5c24c65a1eaa", "" ] ], "text_variables": {} }
Report a bug