Capstone Team / Transceiver - History

    Close Menu
    Help
    Added gbr zip file and vias underneath exposed pad...
    by alexg-jpg 4 years 10 months
    Added gbr zip file and vias underneath exposed pads for CDR, Laser Driver, and Clock Generator
    Changes
    Files
    View circuit
    0b8caacf
    Connected all remaining unconnected nets
    by alexg-jpg 4 years 10 months
    Changes
    Files
    View circuit
    3ce81f2c
    Power routes finished
    by Yinxin He 4 years 10 months
    Power routes finished

    3.3v optical, 3.3v digital and 3.3v microcontroller power routing done.
    Changes
    Files
    View circuit
    a5993f8a
    microcontroller connected
    by Yinxin He 4 years 10 months
    Changes
    Files
    View circuit
    75f642c5
    backup before update
    by Yinxin He 4 years 10 months
    Changes
    Files
    View circuit
    ca002dee
    layout
    by Yinxin He 4 years 10 months
    Changes
    Files
    View circuit
    ea7b85f1
    add first draft of digital layout
    by 李明月 4 years 10 months
    Changes
    Files
    View circuit
    0d8ea0ce
    Added missing caps in schematic. Regenerated netli...
    by alexg-jpg 4 years 10 months
    Added missing caps in schematic. Regenerated netlist. Completed first iteration of layout for analog/optical
    Changes
    Files
    View circuit
    56ce1788
    Updated microcontroler connection
    by Yinxin He 4 years 10 months
    Changes
    Files
    View circuit
    b7890e8f
    VEE regulator added
    by Yinxin He 4 years 10 months
    VEE regulator added

    VEE 1.3v regulator added
    Changes
    Files
    View circuit
    d92abc48
    Report a bug