Files
Scanning the repository...
Last update 5 years 8 months
by Kate Temkin
| Filesexampleshw_features | |
|---|---|
| .. | |
| debug_spi.py | |
| debug_spi_reg.py | |
| uart_bridge.py |
-
Create a project on CADLAB.io -
Upload PCB design files -
View schematics and board layouts -
Visual schematic and layout diff -
Design annotations -
Organizations and project members -
GitHub integration -
GitHub Chrome extension