BIG - Files | CADLAB.io

Files

Git URL

copied

Download Files

Last update 6 years 8 months by Gabriel Araujo

Search:

FilesPlacaGPSRevA2
..
History
Models
Project Logs for placagps
Project Outputs for placagps
__Previews
BoardBig2.PcbDoc	view raw
CAMtastic1.Cam
CAMtastic2.Cam
Design Rule Check - boardBIG.drc
Design Rule Check - boardBIG.html
Free Documents.OutJob
IMU_MPU6050.PcbLib
IMU_MPU6050.SchLib
Nano.PcbLib
Nano.SchLib
Status Report.Txt
board.PcbDoc	view raw
board.PcbDoc.htm
board.layerset
boardBIG (backup).PcbDoc	view raw
boardBIG (backup).PcbDoc.htm
boardBIG-macro.APR_LIB
boardBIG.DRL
boardBIG.DRR
boardBIG.EXTREP
boardBIG.GBL
boardBIG.GBO
boardBIG.GBP
boardBIG.GBS
boardBIG.GTL
boardBIG.GTO
boardBIG.GTP
boardBIG.GTS
boardBIG.LDP
boardBIG.PCB
boardBIG.PcbDoc	view raw
boardBIG.PcbDoc.htm
boardBIG.REP
boardBIG.RUL
boardBIG.TXT
boardBIG.apr
boardBIG.pdf
boardBIG2.pdf
boardOld.PcbDoc	view raw
boardOld.PcbDoc.htm
footprints.PcbLib
footprints.PcbLib.htm
placagps.PrjPcb
placagps.PrjPcbStructure
schematic.SchDoc	view raw
schematic.pdf
schlib.SchLib
teste.log
teste.sch	view raw

Design Rule Check - boardBIG.drcProtel Design System Design Rule Check
PCB File : C:\Documents and Settings\George\My Documents\Altium\PlacaGPS\RevA2\boardBIG.PcbDoc
Date     : 7/15/2011
Time     : 11:53:57 AM

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=20mil) (Preferred=20mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Room schematic (Bounding Region = (600mil, 789mil, 831mil, 4771mil) (InComponentClass('schematic'))
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
   Violation between Room Definition Between Component on TopLayer And Rule on TopLayer
Rule Violations :47


Violations Detected : 47
Time Elapsed        : 00:00:01

Gastd / BIG - Files

Files

PlacaGPS / RevA0 / board.PcbDoc

PlacaGPS / RevA0 / panel.PcbDoc

PlacaGPS / RevA0 / schematic.SchDoc

PlacaGPS / RevA1 / board.PcbDoc

PlacaGPS / RevA1 / panel.PcbDoc

PlacaGPS / RevA1 / schematic.SchDoc

PlacaGPS / RevA1 / Old PcbDoc / board.PcbDoc

PlacaGPS / RevA1 / Old PcbDoc / boardR.PcbDoc

PlacaGPS / RevA1 / Old PcbDoc / boardR2.PcbDoc

PlacaGPS / RevA1 / Old PcbDoc / boardR2_ascii.PcbDoc

PlacaGPS / RevA2 / board.PcbDoc

PlacaGPS / RevA2 / boardBIG (backup).PcbDoc

PlacaGPS / RevA2 / boardBIG.PcbDoc

PlacaGPS / RevA2 / BoardBig2.PcbDoc

PlacaGPS / RevA2 / boardOld.PcbDoc

PlacaGPS / RevA2 / schematic.SchDoc

PlacaGPS / RevA2 / teste.sch

PlacaGPS / RevA3 / gps_imu.PcbDoc

PlacaGPS / RevA3 / gps_imu2.PcbDoc

PlacaGPS / RevA3 / Sheet1.SchDoc

PlacaGPS / RevA3 / testemeu.sch