raaannya / JaramilloAinara_SaadRanya_Grup5_Tardes_Portes - Discussions | CADLAB.io

Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension

Scroll

Coses!

1 -No heu actualitzat res! 2- Al fitxer readme no hi ha cap informació! 3- Vam dir que identifiquéssiu si sou del grup de tarda al nom del projecte.4- Dijous esquemàtic final i primer place and [...]

Posted on 11 Apr at 09:54 by Anonymous

0