New boards: eagle files (sch, brd)
+ALU_1_0, CNT_1_1, D12_1_0, D14_1_0, D18_1_0, DIP_1_0, M81_1_0, N33_1_0, SWI_1_1
*SOC_1_0 modified
by
Oliver Krebs
7 years 3 weeks
-
Create a project on CADLAB.io -
Upload PCB design files -
View schematics and board layouts -
Visual schematic and layout diff -
Design annotations -
Organizations and project members -
GitHub integration -
GitHub Chrome extension