Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
Stijn Kuipers
/
TINRS Eurorack Modules - Circuit
Create Account
or
Sign In
View history
1
Branches
Branch
master
Files
Discussions
Branches
Close Menu
Help
Scroll
Development/StageProjecten/AllOfTheAbove7x_10nov.brd
Top
Bottom
Pads
Vias
Unrouted
Dimension
tPlace
bPlace
tOrigins
bOrigins
tNames
bNames
tValues
bValues
tStop
bStop
tCream
bCream
tFinish
bFinish
tGlue
bGlue
tTest
bTest
tKeepout
bKeepout
tRestrict
bRestrict
vRestrict
Drills
Holes
Milling
Measures
Document
Reference
tDocu
bDocu
Patch_Top
Vscore
tMap
Name
tPlate
bPlate
Crop
fp8
fp9
110
111
tSilk
ReferenceLS
Patch_BOT
Rect_Pads
_tsilk
_bsilk
tTestmark
bTestmark
_tNames
_bNames
_tValues
_bValues
Mask
tAdjust
bAdjust
Ports
Port2
Port3
Drill_legend
Notes
HeatSink
_bDocu
FabDoc1
FabDoc2
FabDoc3
Contour
200bmp
201bmp
202bmp
203bmp
204bmp
205bmp
206bmp
207bmp
208bmp
209bmp
210bmp
211bmp
212bmp
213bmp
214bmp
215bmp
216bmp
225bmp
topsilk
227bmp
228bmp
229bmp
230bmp
Eagle3D_PG1
Eagle3D_PG2
Eagle3D_PG3
Housing
Edge
Paneldesc
Panel
Revision
c25d1331
Anonymous
Write a message
Add Comment
Cancel
Failed loading SVG, please refresh the page.
Annotations
Annotate
Show resolved
There are no annotations yet
Report a bug