Fixes mistake in 1.0, FPGA boot cgf was forced into Master SPI mode
by
Alexis Jeandet
6 months 2 days
-
Create a project on CADLAB.io -
Upload PCB design files -
View schematics and board layouts -
Visual schematic and layout diff -
Design annotations -
Organizations and project members -
GitHub integration -
GitHub Chrome extension