Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
Olivier Chatelain
/
FreeSoc2 - History
Create Account
or
Sign In
Files
Branches
Tags
Releases
Discussions
Close Menu
Help
Scroll
Merge branch 'master' of https://github.com/sparkf...
by
Mike Hord
10 years 9 months
Merge branch 'master' of https://github.com/sparkfun/FreeSoc2
merges in panel.
Changes
Files
f74a48d0
Rev to 11 to fix rev #, layers issue
by
Mike Hord
10 years 9 months
Changes
Files
482a5e78
created massive panel v10
by
Robert-Hunke
10 years 10 months
Changes
Files
be6404a2
Add prod_id info to some parts
by
Mike Hord
10 years 11 months
Changes
Files
8b8b97bc
Fixed silk/part value for target IC
by
Mike Hord
10 years 11 months
Changes
Files
f4e1b229
Revisions from QC check
by
Mike Hord
10 years 11 months
Changes
Files
110268c1
Fixed a few small errors from staggered headers.
by
Mike Hord
10 years 11 months
Changes
Files
41d42561
Add UART/I2C bridge, lock headers, IC names
by
Mike Hord
10 years 11 months
Changes
Files
e605d03a
Renamed files, added FreeSoC2 name
by
Mike Hord
10 years 11 months
Changes
Files
1e7330cd
Changes for v10, pre-review
by
Mike Hord
10 years 11 months
Changes
Files
91c3f93a
‹‹
4 of 100
››
Report a bug