removed U3 test points (there is another UART exposed on the ISP header)
by
Michael Ossmann
11 years 7 months
-
Create a project on CADLAB.io -
Upload PCB design files -
View schematics and board layouts -
Visual schematic and layout diff -
Design annotations -
Organizations and project members -
GitHub integration -
GitHub Chrome extension