Files
Last update 1 year 3 weeks
by
Adrià Brú
| Fileseda_modelsLIB_CCG3-24-05SFCCG3-24-05SFDEHDLccg3_24_05sf | |
|---|---|
| .. | |
| chips | |
| part_table | |
| sym_1 |
-
Create a project on CADLAB.io -
Upload PCB design files -
View schematics and board layouts -
Visual schematic and layout diff -
Design annotations -
Organizations and project members -
GitHub integration -
GitHub Chrome extension