Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
Giulio
/
ceda-schematics - History
Create Account
or
Sign In
Files
Branches
Tags
Releases
Discussions
Close Menu
Help
Scroll
Schematics refactoring:
by
giuliof
1 year 8 months
Schematics refactoring:
- New sheet reserved to video memory.
- Removed video memory parts inside video_generation.
- Removed video memory parts inside GPIO.
- Generic cleanup to keep all circuits inside each sheet.
Changes
Files
View circuit
997dae69
CTC, serial clock and main clock
by
giuliof
1 year 8 months
Changes
Files
View circuit
7945c48c
Found vsync frame signal for z80 + minors
by
giuliof
1 year 8 months
Changes
Files
View circuit
327238ba
Added FDC sheet (WIP), added partial parallel port...
by
giuliof
1 year 9 months
Added FDC sheet (WIP), added partial parallel port inout
Changes
Files
View circuit
e3d520d4
Serial communication interface
by
giuliof
1 year 9 months
Changes
Files
View circuit
97e52ff3
IO addressing space multiplexing and small IO desc...
by
giuliof
1 year 9 months
IO addressing space multiplexing and small IO description
Changes
Files
View circuit
48986839
Notes and minor fixes
by
giuliof
2 years 2 weeks
Changes
Files
View circuit
65976522
Upgraded to kicad 7
by
giuliof
2 years 1 month
Changes
Files
View circuit
4b1f0ec2
Some steps in bank switching and crtc circuits
by
giuliof
2 years 3 months
Some steps in bank switching and crtc circuits
- crtc pixel clock generator
- 2k ram, enabling logic (heavily incomplete)
- other 2k ram, annotation regarding data bus
Changes
Files
View circuit
a0055860
Correction in speaker address annotation
by
giuliof
2 years 3 months
Changes
Files
View circuit
31283a72
1 of 100
››
Report a bug