Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
Giulio
/
ceda-schematics - History
Create Account
or
Sign In
Files
Branches
Tags
Releases
Discussions
Close Menu
Help
Scroll
FDC: added missing TC wire from small IO to FDC
by
giuliof
1 year 7 months
Changes
Files
View circuit
1c7f413e
Notes in kicad's sheet text blocks
by
giuliof
1 year 8 months
Changes
Files
View circuit
5d303280
VCC -> +5V
by
giuliof
1 year 9 months
Changes
Files
View circuit
ee455ab1
Components renaming according to the Uxy conventio...
by
giuliof
1 year 9 months
Components renaming according to the Uxy convention.
Changes
Files
View circuit
968de676
IO space: wire renaming
by
giuliof
1 year 9 months
Changes
Files
View circuit
61d4ebac
Schematics refactoring:
by
giuliof
1 year 10 months
Schematics refactoring:
- New sheet reserved to video memory.
- Removed video memory parts inside video_generation.
- Removed video memory parts inside GPIO.
- Generic cleanup to keep all circuits inside each sheet.
Changes
Files
View circuit
997dae69
CTC, serial clock and main clock
by
giuliof
1 year 10 months
Changes
Files
View circuit
7945c48c
Found vsync frame signal for z80 + minors
by
giuliof
1 year 10 months
Changes
Files
View circuit
327238ba
Added FDC sheet (WIP), added partial parallel port...
by
giuliof
1 year 10 months
Added FDC sheet (WIP), added partial parallel port inout
Changes
Files
View circuit
e3d520d4
Serial communication interface
by
giuliof
1 year 11 months
Changes
Files
View circuit
97e52ff3
1 of 100
››
Report a bug