Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
Giulio
/
ceda-schematics - History
Create Account
or
Sign In
Files
Branches
Tags
Releases
Discussions
Close Menu
Help
Scroll
Removed some dangling notes
by
giuliof
1 year 8 months
Changes
Files
View circuit
a9db19a3
Schematics refactoring:
by
giuliof
1 year 8 months
Schematics refactoring:
- New sheet reserved to video memory.
- Removed video memory parts inside video_generation.
- Removed video memory parts inside GPIO.
- Generic cleanup to keep all circuits inside each sheet.
Changes
Files
View circuit
997dae69
Added FDC sheet (WIP), added partial parallel port...
by
giuliof
1 year 9 months
Added FDC sheet (WIP), added partial parallel port inout
Changes
Files
View circuit
e3d520d4
Added some missing labels and references
by
giuliof
1 year 10 months
Changes
Files
View circuit
a4622d3b
Discovered bank 0 + fixed wrong signals in video g...
by
giuliof
1 year 11 months
Discovered bank 0 + fixed wrong signals in video gen
Changes
Files
View circuit
91369dac
Notes and minor fixes
by
giuliof
2 years 2 weeks
Changes
Files
View circuit
65976522
Missing signal in DRAM logic
by
giuliof
2 years 3 weeks
Changes
Files
View circuit
359801f4
RAM addressing, including DRAM ras and cas
by
giuliof
2 years 3 weeks
Changes
Files
View circuit
9c1b16d9
Found WR signal and fixed RD
by
giuliof
2 years 1 month
Changes
Files
View circuit
4b96a2f5
Found aux ram CS too. A great discover...
by
giuliof
2 years 1 month
Changes
Files
View circuit
e2284fc5
1 of 100
››
Report a bug