Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
Giulio
/
ceda-schematics - History
Create Account
or
Sign In
Files
Branches
Tags
Releases
Discussions
Close Menu
Help
Scroll
VCC -> +5V
by
giuliof
1 year 10 months
Changes
Files
ee455ab1
Components renaming according to the Uxy conventio...
by
giuliof
1 year 10 months
Components renaming according to the Uxy convention.
Changes
Files
968de676
Graphical error: 7417 is a non-inverting buffer
by
giuliof
1 year 11 months
Changes
Files
395cb4e4
Fixed typo in video generation. Added some useful ...
by
giuliof
1 year 11 months
Fixed typo in video generation. Added some useful (I hope) notes.
Changes
Files
13281c49
Daughterboard
by
giuliof
1 year 11 months
Changes
Files
5c9836f0
Typo fixes
by
giuliof
1 year 11 months
Changes
Files
13bc9f66
Serial: wire renaming
by
giuliof
1 year 11 months
Changes
Files
70f7a126
DRAM: wire renaming
by
giuliof
1 year 11 months
Changes
Files
9f92b2ee
MainMemoryManagement: wire renaming
by
giuliof
1 year 11 months
Changes
Files
13abb527
IO space: wire renaming
by
giuliof
1 year 11 months
Changes
Files
61d4ebac
‹‹
3 of 100
››
Report a bug