Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
Giulio
/
ceda-schematics - History
Create Account
or
Sign In
Files
Branches
Tags
Releases
Discussions
Close Menu
Help
Scroll
pcb: added some more traces
by
giuliof
2 days 22 hours
Changes
Files
6d3dec2c
Fixed wrong labels and connections, added footprin...
by
giuliof
2 days 22 hours
Fixed wrong labels and connections, added footprint for dip switch
Changes
Files
3e60dffe
Fixed missing resistors in dram addresses
by
giuliof
2 days 22 hours
Fixed missing resistors in dram addresses
TODO: check their values on the actual PCB
Changes
Files
22e79168
Renamed conflicting resistors in FDC
by
giuliof
2 days 22 hours
Renamed conflicting resistors in FDC
R1xx are randomly assigned just to avoid conflicts with following commit
Changes
Files
3a055cba
Fixed label PERROR
by
giuliof
2 weeks 1 day
Changes
Files
32d1ffcc
Missing global label "dram_addr_sel"
by
giuliof
2 weeks 1 day
Changes
Files
85940b8c
pcb: first commit
by
giuliof
3 weeks 1 day
Changes
Files
0600ed36
Fixed some wrong labels
by
giuliof
3 weeks 1 day
Changes
Files
92249d18
Fixed packages
by
giuliof
3 weeks 1 day
Changes
Files
f43cd778
Assigned default footprints to ICs
by
giuliof
1 month 1 day
Changes
Files
75aa580a
1 of 100
››
Report a bug