Giulio / ceda-schematics - History

    Close Menu
    Help
    Discovered bank 0 + fixed wrong signals in video g...
    by giuliof 1 year 11 months
    Discovered bank 0 + fixed wrong signals in video gen
    Changes
    Files
    0f26ddb9
    Notes and minor fixes
    by giuliof 2 years 2 weeks
    Changes
    Files
    dee060e7
    DRAM: row/column mux, parity generator (partial), ...
    by giuliof 2 years 3 weeks
    DRAM: row/column mux, parity generator (partial), memory ICs
    Changes
    Files
    c1664cfb
    Missing signal in DRAM logic
    by giuliof 2 years 3 weeks
    Changes
    Files
    359801f4
    Partial signal renaming
    by giuliof 2 years 3 weeks
    Changes
    Files
    2f7bd26e
    RAM addressing, including DRAM ras and cas
    by giuliof 2 years 3 weeks
    Changes
    Files
    9c1b16d9
    Z80 halt controls the RUN LED
    by giuliof 2 years 1 month
    Changes
    Files
    83326d44
    Found WR signal and fixed RD
    by giuliof 2 years 1 month
    Changes
    Files
    4b96a2f5
    Found aux ram CS too. A great discover...
    by giuliof 2 years 1 month
    Changes
    Files
    e2284fc5
    Found both ROM CE and OE
    by giuliof 2 years 1 month
    Changes
    Files
    4c8bed0f
    Report a bug