README.md
Verilog CAM Readme

For more information and updates: <![CDATA[]]>http://alexforencich.com/wiki/en/verilog/cam/start<![CDATA[]]>

GitHub repository: <![CDATA[]]>https://github.com/alexforencich/verilog-cam<![CDATA[]]>

Introduction

FPGA-independent content addressable memory module.