Board is done. Gonna place an order and see if it works.
by
rich27
1 year 10 months
Final edits minus werid unconnect point on DRC
by
Luis Yon
1 year 10 months
Added all edits minus buffer feedback edit
by
Luis Yon
1 year 10 months
Resolving error
by
Luis Yon
1 year 10 months
Made power traces thicker(0.4mm and 0.3mm). Added GND vias b/w traces
by
Kylie Angel
1 year 10 months
updated test point footprints. Delted traces to ground vias on top layer and…
by
Kylie Angel
1 year 10 months
Fixed Reference Designators
by
Kylie Angel
1 year 10 months
Final CDR Commit
by
Luis Yon
1 year 10 months
Merge branch 'Rich_Changes_06242022' into 'master'
by
rich27
1 year 10 months
Most of the board is done. Just need to change the layer of the signal lines.
by
rich27
1 year 10 months
- 1 of 100
- ››