save
by dawiggleman 3 years 7 months
start on nucleo and pol placement
by dawiggleman 3 years 7 months
add new capacitors and re-annotate
by dawiggleman 3 years 7 months
add initial rules for board
by dawiggleman 3 years 7 months
get annotation on board level correct, import into...
by dawiggleman 3 years 7 months
get annotation on board level correct, import into layout
restructure to hierarchical design
by dawiggleman 3 years 7 months
add heatsink selection
by dawiggleman 3 years 7 months
add HV class labels
by dawiggleman 3 years 7 months
add correct capacitor and finish LDO
by dawiggleman 3 years 7 months
adjusting net names
by dawiggleman 3 years 7 months
Report a bug