Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
cao_pcb
/
FMC_Fanout - Files
Create Account
or
Sign In
4
Branches
Branch
Connect_RealTimeClock
Initialisation_components
add_rtcc
master
Files
Discussions
Branches
Merge Requests
Close Menu
Help
Scroll
scanning commit ...
Files
Git URL
HTTPS
SSH
copied
Download Files
Please add a public SSH key to your
profile
to be able to clone the repository via the SSH protocol.
Pre-render was disabled for this project as it contains too many files. Please click on the files to view them.
Failed loading SVG, please refresh the page.
0001 / Design /
Clock_Gen.sch
Failed loading SVG, please refresh the page.
0001 / Design /
Connector.sch
Failed loading SVG, please refresh the page.
0001 / Design /
FMC_Fanout.kicad_pcb
Failed loading SVG, please refresh the page.
0001 / Design /
FMC_Fanout.sch
Last update
3 years 8 months
by
BAUDIN David
Search:
Files
0001
Design
..
Clock_Gen.sch
view raw
Clock_Gen.sch-bak
Connector.sch
view raw
Connector.sch-bak
FMC_Fanout-cache.lib
FMC_Fanout-rescue.dcm
FMC_Fanout-rescue.lib
FMC_Fanout.kicad_pcb
view raw
FMC_Fanout.kicad_pcb-bak
FMC_Fanout.pro
FMC_Fanout.sch
view raw
FMC_Fanout.sch-bak
fp-info-cache
sym-lib-table
Annotations
0001 / Design /
Clock_Gen.sch
398b9200
0
/1 comments
/project/23875/398b9200d7f8a01d1facf49fade09ee2ca6161d7/circuit/MDAwMS9EZXNpZ24vQ2xvY2tfR2VuLnNjaA%3D%3D
Report a bug