Capstone Team / Transceiver - History

    3 Branches
    Close Menu
    Help
    Added gbr zip file and vias underneath exposed pads for CDR, Laser Driver, and Clock Generator
    by alexg-jpg 3 years 2 months
    Changes
    Files
    View circuit
    0b8caacf
    Connected unconnected nets on CDR
    by alexg-jpg 3 years 2 months
    Changes
    Files
    View circuit
    209fbc1d
    fix clock generator DRC error: track too close to pad
    by 李明月 3 years 2 months
    Changes
    Files
    View circuit
    6858e042
    Connected all remaining unconnected nets
    by alexg-jpg 3 years 2 months
    Changes
    Files
    View circuit
    3ce81f2c
    Connected some unconnected pins. Increased fill clearance
    by alexg-jpg 3 years 2 months
    Changes
    Files
    View circuit
    348ce707
    Filled middle two copper layers so that empty connected to GND
    by alexg-jpg 3 years 2 months
    Changes
    Files
    View circuit
    e8e221ef
    connect GND to via, add a logo
    by 李明月 3 years 2 months
    Changes
    Files
    View circuit
    1064af02
    Missing VEE completed, GND connected for microcontroller and regulator
    by Yinxin He 3 years 2 months
    Changes
    Files
    View circuit
    43b4c8f8
    Added missing power routes for analog optical. Added ferrite bead to laser driver
    by alexg-jpg 3 years 2 months
    Changes
    Files
    View circuit
    699b0f42
    Changed text near USB ports to silkscreen layer
    by alexg-jpg 3 years 2 months
    Changes
    Files
    View circuit
    9654e419
    Report a bug