Jakub Jendryka / Acquisition - History

    Close Menu
    Help
    Added DDR3 memory
    by Jakub Jendryka 6 years 6 days
    Changes
    Files
    4e187932
    Changed to new fpga library
    by Jakub Jendryka 6 years 1 week
    Changes
    Files
    3d2ebb12
    Merge pull request #5 from JJendryka/new_fpga_lib
    by Jakub Jendryka 6 years 1 week
    Merge pull request #5 from JJendryka/new_fpga_lib

    Added new fpga library
    Changes
    Files
    ac338f9d
    Added new fpga library
    by Jakub Jendryka 6 years 1 week
    Changes
    Files
    d0c1e7dd
    Merge pull request #1 from JJendryka/psu
    by Jakub Jendryka 6 years 1 week
    Merge pull request #1 from JJendryka/psu

    Added input protection
    Changes
    Files
    6cbd70fb
    Added input protection
    by zakrent 6 years 1 week
    Changes
    Files
    1854a13b
    Backlink to CADLAB.io has been added.
    by Jakub Jendryka 6 years 1 week
    Changes
    Files
    bb338538
    Initial commit
    by Jakub Jendryka 6 years 1 week
    Changes
    Files
    38604273
    Report a bug