Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
Gustavo Velasco-Hernández
/ Cenniloger_hw - Circuit
Create Account
or
Sign In
View history
1
Branches
Branch
master
Files
Discussions
Branches
Merge Requests
Close Menu
Help
Scroll
CeniLogger_V1_1.brd
Top
Route2
Route3
Bottom
Pads
Vias
Unrouted
Dimension
tPlace
bPlace
tOrigins
bOrigins
tNames
bNames
tValues
bValues
tStop
bStop
tCream
bCream
tFinish
bFinish
tGlue
bGlue
tTest
bTest
tKeepout
bKeepout
tRestrict
bRestrict
vRestrict
Drills
Holes
Milling
Measures
Document
Reference
tDocu
bDocu
Gehäuse
Mittellin
tMap
Name
fp8
fp9
fp0
IDFDebug
ANT
usb
centerDrill
mPads
Rect_Pads
mUnrouted
mDimension
_tsilk
_bsilk
tTestmark
bTestmark
_tNames
_bNames
_tValues
_bValues
Mask
mbStop
tAdjust
bAdjust
mtFinish
mbFinish
mtGlue
mbGlue
mtTest
mbTest
mtKeepout
mbKeepout
mtRestrict
mbRestrict
mvRestrict
Drill_legend
DrillLegend_01-02
DrillLegend_01-15
DrillLegend_01-16
DrillLegend_01-20
DrillLegend_02-15
Notes
_bDocu
FabDoc1
FabDoc2
FabDoc3
mNets
mBusses
mPins
mSymbols
mNames
mValues
Contour
202bmp
203bmp
204bmp
205bmp
206bmp
207bmp
208bmp
209bmp
210bmp
211bmp
212bmp
213bmp
214bmp
215bmp
SMD16
225bmp
226bmp
227bmp
228bmp
229bmp
230bmp
231bmp
Eagle3D_PG2
Eagle3D_PG3
Housing
Edge
routoute
Revision
5898a260
Anonymous
Write a message
Add Comment
Cancel
Failed loading SVG, please refresh the page.
Annotations
Annotate
Show resolved
CeniLogger_V1_1.brd
5898a260
0
/0 comments
/project/2344/5898a260f2712f203079f2689bda9c69bfcdb161/circuit/Q2VuaUxvZ2dlcl9WMV8xLmJyZA%3D%3D
Report a bug