Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
ASAT - Aristotle Space and Aeronautics Team
/
SU PCB - History
Create Account
or
Sign In
Files
Branches
Merge Requests
Tags
Releases
Discussions
Close Menu
Help
Scroll
Assigned LCLset GPIOs
by
PanosBou
3 years 11 months
Changes
Files
0484c679
Fixed Shift Reg
by
PanosBou
3 years 11 months
Changes
Files
abc8d03c
Respective connections
by
PanosBou
3 years 11 months
Changes
Files
956ca039
Enabled 2 DAC channels
by
PanosBou
3 years 11 months
Changes
Files
d2b8bfbf
Changed hierachical to nets + Errased 2 LCLs
by
PanosBou
3 years 11 months
Changes
Files
214ddc3e
Added Caps to the NAND-Fixed labels
by
PanosBou
3 years 11 months
Changes
Files
e9d49683
Kept MEM_VDD label in the MCU sheet
by
PanosBou
3 years 11 months
Changes
Files
23a11bcf
Root interconnections
by
PanosBou
3 years 11 months
Changes
Files
1b3f52c8
MEM_Vcc net placed-MEM is now lcl protected
by
PanosBou
3 years 11 months
Changes
Files
0fb27e55
Connected 3.3v flag to the respective global label
by
PanosBou
3 years 11 months
Changes
Files
1bfb2b80
‹‹
4 of 100
››
Report a bug