Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
ASAT - Aristotle Space and Aeronautics Team
/
SU PCB - History
Create Account
or
Sign In
12
Branches
Branch
bp
interface-pcb
master
new-molex-connectors
sheet-transfer
su-pcb-eqm
su-pcb-eqm-v2
su-pcb-v2
su-pcb-v2.2
su-pcb-v2.2_kv6
su-pcb-v2.3
su-pcb-v3
Files
Discussions
Branches
Merge Requests
Close Menu
Help
Scroll
From
*
To
*
Show conflicting changes
Compare
Changed hierachical to nets + Errased 2 LCLs
by
PanosBou
3 years 6 months
Changes
Files
214ddc3e
Added Caps to the NAND-Fixed labels
by
PanosBou
3 years 6 months
Changes
Files
e9d49683
Kept MEM_VDD label in the MCU sheet
by
PanosBou
3 years 6 months
Changes
Files
23a11bcf
Root interconnections
by
PanosBou
3 years 6 months
Changes
Files
1b3f52c8
MEM_Vcc net placed-MEM is now lcl protected
by
PanosBou
3 years 6 months
Changes
Files
0fb27e55
Connected 3.3v flag to the respective global label
by
PanosBou
3 years 6 months
Changes
Files
1bfb2b80
Labels placedd in ROOT sheet
by
PanosBou
3 years 6 months
Changes
Files
a4ecc36b
Replaced 2nd DAC with stable voltage source
by
PanosBou
3 years 6 months
Changes
Files
987db198
Notes for interconnection on MCU schema
by
PanosBou
3 years 6 months
Changes
Files
cd9d0c40
Outputs/inputs declarations
by
PanosBou
3 years 6 months
Changes
Files
847bda19
‹‹
35 of 100
››
Report a bug