Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
andrewpeck
/
ASIAGO - History
Create Account
or
Sign In
Files
Branches
Tags
Releases
Discussions
Close Menu
Help
Scroll
Updates from today; fully routed with no DRC
by
Andrew Peck
5 years 11 months
Changes
Files
View circuit
fed79b05
Additional pinswapping; all non-power signals rout...
by
Andrew Peck
5 years 11 months
Additional pinswapping; all non-power signals routed
Changes
Files
View circuit
22956b95
Mirror lpGBT package; start updated layout
by
Andrew Peck
5 years 12 months
Changes
Files
View circuit
8494e1bb
Release 20190613
by
Andrew Peck
6 years 1 month
Changes
Files
View circuit
4e736647
updates 05212019
by
Andrew Peck
6 years 2 months
Changes
Files
View circuit
1fd048d6
Init
by
Andrew Peck
6 years 7 months
Changes
Files
View circuit
82eb6748
Report a bug