Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
andrewpeck
/
ASIAGO - History
Create Account
or
Sign In
Files
Branches
Tags
Releases
Discussions
Close Menu
Help
Scroll
Add link to spec doc
by
Andrew Peck
3 years 8 months
Changes
Files
343aa9b1
add v2 links for when they get uploaded
by
Andrew Peck
3 years 8 months
Changes
Files
687bc2e7
2021/11/10: update silkscreen
by
Andrew Peck
3 years 8 months
Changes
Files
90ff871b
2021/08/26
by
Andrew Peck
3 years 10 months
2021/08/26
- From stephen's feedback:
- Tie unused ADC inputs to ground
- Cleanup some routing
- Fix some silkscreen issues
Changes
Files
830bf42d
2021/08/19
by
Andrew Peck
3 years 11 months
Changes
Files
d111734c
Update layout w/ additional resistor; add corner c...
by
Andrew Peck
3 years 11 months
Update layout w/ additional resistor; add corner cutout
Changes
Files
b912c114
RESETB updates
by
Andrew Peck
3 years 11 months
RESETB updates
- Change LPGBT RESETB pullup from 4.7k to 1.0k
- Add 1.0k pullup to the GPIO output which connects to the servant
RESETB input
Changes
Files
9e13545d
2021/07/16
by
Andrew Peck
4 years 4 hours
2021/07/16
Release for review
Changes
Files
8db5ee54
First draft of v2
by
Andrew Peck
4 years 2 months
Changes
Files
1dc41d0f
Update footprint silkscreen
by
Andrew Peck
4 years 2 months
Changes
Files
e36c77ab
1 of 100
››
Report a bug