Create a project on CADLAB.io
Upload PCB design files
View schematics and board layouts
Visual schematic and layout diff
Design annotations
Organizations and project members
GitHub integration
GitHub Chrome extension
Yaroshevich Denis
/
Test - Circuit
Create Account
or
Sign In
View history
1
Branches
Branch
master
Files
Discussions
Branches
Merge Requests
Close Menu
Help
Scroll
pcb/main.brd
Top
Bottom
Pads
Vias
Unrouted
Dimension
tPlace
bPlace
tOrigins
bOrigins
tNames
bNames
tValues
bValues
tStop
bStop
tCream
bCream
tFinish
bFinish
tGlue
bGlue
tTest
bTest
tKeepout
bKeepout
tRestrict
bRestrict
vRestrict
Drills
Holes
Milling
Measures
Document
Reference
dxf
tDocu
bDocu
wert
Mechanical
Gehäuse
Mittellin
Accent_neu
Name
NXP
NXP_2
BD-Top
fp8
fp9
fp0
KASTMAAT1
KASTMAAT2
FRNTTEKEN
FRNTMAAT1
FRNTMAAT2
Patch_BOT
BACKMAAT1
BACKMAAT2
KAP_TEKEN
KAP_MAAT1
_tsilk
_bsilk
tTestmark
bTestmark
BIFRNTTEK
BIFRNTMAT
Info2
SMDSTROOK
tAdjust
bAdjust
BGA_CORE_SUP
BGA_GND
BGA_NC
BGA_DED
Drill_legend
HeatSink
Contour
200bmp
201bmp
202bmp
203bmp
204bmp
205bmp
206bmp
207bmp
208bmp
209bmp
210bmp
211bmp
212bmp
213bmp
214bmp
215bmp
BottomExtra
Descript
SMDround
OrgLBR
Accent
Revision
6056df5b
Anonymous
Write a message
Add Comment
Cancel
Failed loading SVG, please refresh the page.
Annotations
Annotate
Show resolved
pcb /
main.brd
6056df5b
0
/0 comments
/project/1772/6056df5be6cf4c70763b5c0210a8bbfc6a87b332/circuit/cGNiL21haW4uYnJk
Report a bug